

**Fast CMOS
Buffer/Clock Driver**
Product Features:



- Extremely low output skew: -0.7ns.
- Monitor output pin
- Clock busing with 3-state control
- TTL input and output levels, reducing problematic "ground bounce"
- High output drive, $I_{OL} = 64$ mA
- Extremely low static power (1 mW, typ.)
- Hysteresis on all inputs
- Packaged in 20-pin plastic DIP, surface mount SOIC, or the industry's new "1/4 size" surface mount QSOP

Product Description:

Pericom Semiconductor's PI49FCT series of logic circuits are produced in the Company's advanced 0.8 micron CMOS technology, achieving industry leading speed grades.

The PI49FCT805T is a non-inverting clock driver and the PI49FCT806T is an inverting clock driver designed with two independent groups of buffers. These buffers have 3-state Output Enable inputs (active LOW) with a 1-in, 5-out configuration per group. Each clock driver consists of two banks of drivers, driving five outputs each from a standard TTL compatible CMOS input.

These products are available in three package types: 20-pin, 300 mil wide plastic DIP, 300 mil wide plastic SOIC, and the industry's new 150 mil wide QSOP (one quarter the size of an SOIC).

PI49FCT805T Logic Block Diagram

PI49FCT806T Logic Block Diagram


Product Pin Description


Pin Name	Description
OEA, OEB	3-State Output Enable Inputs (Active LOW)
INA, INB	Clock Inputs
OAN, OBn	Clock Outputs
MON	Monitor Output
GND	Ground
VCC	Power

PI49FCT805T Truth Table⁽¹⁾

Inputs		Outputs	
OEA, OEB	INA, INB	OAN, OBn	MON
L	L	L	L
L	H	H	H
H	L	Z	L
H	H	Z	H

NOTE: 1. H = High Voltage Level, L = Low Voltage Level,
Z = High Impedance

PI49FCT805T Product Pin Configuration




PI49FCT806T Truth Table⁽¹⁾

Inputs		Outputs	
OEA, OEB	INA, INB	OAN, OBn	MON
L	L	H	H
L	H	L	L
H	L	Z	H
H	H	Z	L

NOTE: 1. H = High Voltage Level, L = Low Voltage Level,
Z = High Impedance

PI49FCT806T Product Pin Configuration



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature	-65°C to +150°C
Ambient Temperature with Power Applied	0°C to +70°C
Supply Voltage to Ground Potential (Inputs & Vcc Only)	-0.5V to +7.0V
Supply Voltage to Ground Potential (Outputs & D/O Only)	-0.5V to Vcc
DC Input Voltage	-0.5V to +7.0V
DC Output Current	120 mA
Power Dissipation	0.5W

Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC Electrical Characteristics (Over the Operating Range, TA = 0°C to +70°C, VCC = 5.0V ± 5%)

Parameters	Description	Test Conditions ⁽¹⁾	Min.	Typ ⁽²⁾	Max.	Units
V _{OH}	Output HIGH Voltage	V _{CC} = Min., V _{IN} = V _{IH} or V _{IL}	I _{OH} = -24.0 mA	2.4	3.3	V
V _{OL}	Output LOW Current	V _{CC} = Min., V _{IN} = V _{IH} or V _{IL}	I _{OL} = 64 mA	0.3	0.55	V
V _{IH}	Input HIGH Voltage	Guaranteed Logic HIGH Level		2.0		V
V _{IL}	Input LOW Voltage	Guaranteed Logic LOW Level			0.8	V
I _{IH}	Input HIGH Current	V _{CC} = Max.	V _{IN} = V _{CC}		5	µA
I _{IL}	Input LOW Current	V _{CC} = Max.	V _{IN} = GND		-5	µA
I _{OZH}	High Impedance	V _{CC} = Max.	V _{OUT} = V _{CC}		+10	µA
I _{OZL}	Output Current		V _{OUT} = GND		-10	µA
I _I	Input HIGH Current	V _{CC} = Max., V _{IN} = V _{CC} (Max.)			20	µA
V _{IK}	Clamp Diode Voltage	V _{CC} = Min., I _{IN} = -18 mA		-0.7	-1.2	V
I _{OS}	Short Circuit Current	V _{CC} = Max. ⁽³⁾ , V _{OUT} = GND	-60	-120	-225	mA
V _H	Input Hysteresis	V _{CC} = 5 V		200		mV

8

Capacitance (TA = 25°C, f = 1 MHz)

Parameters ⁽⁴⁾	Description	Test Conditions	Typ	Max.	Units
C _{IN}	Input Capacitance	V _{IN} = 0 V	6	10	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0 V	8	12	pF

Notes:

1. For conditions show as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at V_{CC} = 5.0, +25°C ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
4. This parameter is determined by device characterization but is not production tested.

Power Supply Characteristics

Parameters	Description	Test Conditions ⁽¹⁾		Min.	Typ ⁽²⁾	Max.	Units
I _{CC}	Quiescent Power Supply Current	V _{CC} = Max.	V _{IN} = GND or V _{CC}		0.2	1.5	mA
ΔI _{CC}	Supply Current per Input @ TTL HIGH	V _{CC} = Max.	V _{IN} = 3.4 V ⁽³⁾		0.5	2.0	mA
I _{CCD}	Supply Current per Input per MHz ⁽⁴⁾	V _{CC} = Max., Outputs Open OE _A = OE _B = GND Per Output Toggling 50% Duty Cycle	V _{IN} = V _{CC} V _{IN} = GND		0.15	0.25	mA/MHz
I _C	Total Power Supply Current ⁽⁶⁾	V _{CC} = Max., Outputs Open f _i = 10 MHz 50% Duty Cycle OE _A = OE _B = GND Five Outputs Toggling	V _{IN} = V _{CC} V _{IN} = GND		7.7	14.0 ⁽⁵⁾	mA
			V _{IN} = 3.4 V V _{IN} = GND		8.0	15.0 ⁽⁵⁾	
		V _{CC} = Max., Outputs Open f _i = 2.5 MHz 50% Duty Cycle OE _A = OE _B = GND Eleven Outputs Toggling	V _{IN} = V _{CC} V _{IN} = GND		4.3	8.4 ⁽⁵⁾	
			V _{IN} = 3.4 V V _{IN} = GND		4.8	10.4 ⁽⁵⁾	

Notes:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device.
2. Typical values are at V_{CC} = 5.0 V, +25°C ambient.
3. Per TTL driven input (V_{IN} = 3.4 V); all other inputs at V_{CC} or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
5. Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.

6. I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}

$$I_C = I_{CC} + \Delta I_{CC} D_{HNT} + I_{CCD} (f_{CP}/2 + f_i N_i)$$

I_{CC} = Quiescent Current

ΔI_{CC} = Power Supply Current for a TTL High Input (V_{IN} = 3.4 V)

D_H = Duty Cycle for TTL Inputs High

N_T = Number of TTL Inputs at D_H

I_{CCD} = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

f_{CP} = Clock Frequency for Register Devices (Zero for Non-Register Devices)

f_i = Input Frequency

N_i = Number of Inputs at f_i

All currents are in millamps and all frequencies are in megahertz.

PI49FCT805/806T Switching Characteristics over Operating Range

Parameters	Description	Conditions ⁽¹⁾	805T/806T		805AT/806AT		805BT/806BT		805CT/806CT		Unit	
			Com.		Com.		Com.		Com.			
			Min	Max	Min	Max	Min	Max	Min	Max		
IPLH	Propagation Delay INA to OAN, INB to OBN	Z _O = 50Ω with Thevenin termination (See Figure c)	1.5	6.5	1.5	5.8	1.5	5.2	1.5	4.5	ns	
IPZH	Output Enable Time OE _A to OAN, OE _B to OBN	t ≤ 100MHz Outputs	1.5	8.0	1.5	8.0	1.5	8.5	1.5	6.2	ns	
IPHZ	Output Disable Time OE _A to OAN, OE _B to OBN	t ≤ 100MHz Outputs	1.5	7.0	1.5	7.0	1.5	6.0	1.5	5.0	ns	
TSKEW(O) ⁽³⁾	Skew between two outputs of same package (same transition)	gauged in groups of two	—	0.7	—	0.7	—	0.7	—	0.5	ns	
TSKEW(T) ⁽³⁾	Skew between opposite transitions (I _{PHL} -I _{PLH}) of the same output		—	1.0	—	0.7	—	0.7	—	0.5	ns	
TSKEW(P) ⁽³⁾	Skew between two outputs of different package at same temperature (same transition)		—	1.5	—	1.0	—	1.0	—	0.7	ns	

Parameters	Description	Conditions ⁽¹⁾	805T/806T		805AT/806AT		805BT/806BT		805CT/806CT		Unit	
			Com.		Com.		Com.		Com.			
			Min	Max	Min	Max	Min	Max	Min	Max		
IPLH	Propagation Delay INA to OAN, INB to OBN	C _L = 30 pF t ≤ 67MHz	1.5	6.5	1.5	5.8	1.5	5.2	1.5	4.5	ns	
IPZH	Output Enable Time OE _A to OAN, OE _B to OBN	(See Figure b)	1.5	8.0	1.5	8.0	1.5	6.5	1.5	6.2	ns	
IPHZ	Output Disable Time OE _A to OAN, OE _B to OBN		1.5	7.0	1.5	7.0	1.5	6.0	1.5	5.0	ns	
TSKEW(O) ⁽³⁾	Skew between two outputs of same package (same transition)		—	0.7	—	0.7	—	0.7	—	0.5	ns	
TSKEW(T) ⁽³⁾	Skew between opposite transitions (I _{PHL} -I _{PLH}) of the same output		—	1.0	—	0.7	—	0.7	—	0.5	ns	
TSKEW(P) ⁽³⁾	Skew between two outputs of different package at same temperature (same transition)		—	1.5	—	1.0	—	1.0	—	0.5	ns	

Notes:




1. See test circuit and wave forms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. Skew measured at worse cast temperature (max. temp.).

PI49FCT805/806T Switching Characteristics over Operating Range

Parameters	Description	Conditions ⁽¹⁾	805T/806T		805AT/806AT		805BT/806BT		805CT/806CT		Unit	
			Com.		Com.		Com.		Com.			
			Min	Max	Min	Max	Min	Max	Min	Max		
tPLH	Propagation Delay INA to OAN, INB to OBN	Zo = 50Ω with Thevenin termination (See Figure c)	1.5	6.5	1.5	5.8	1.5	5.2	1.5	4.5	ns	
tpZH	Output Enable Time OE _A to OAN, OE _B to OBN	t ≤ 100MHz Outputs	1.5	8.0	1.5	8.0	1.5	8.5	1.5	6.2	ns	
tpZL	Output Disable Time OE _A to OAN, OE _B to OBN	gauged in groups of two	1.5	7.0	1.5	7.0	1.5	6.0	1.5	5.0	ns	
tskew(o) ⁽³⁾	Skew between two outputs of same package (same transition)		—	0.7	—	0.7	—	0.7	—	0.5	ns	
tskew(t) ⁽³⁾	Skew between opposite transitions (tPHL-tPLH) of the same output		—	1.0	—	0.7	—	0.7	—	0.5	ns	
tskew(p) ⁽³⁾	Skew between two outputs of different package at same temperature (same transition)		—	1.5	—	1.0	—	1.0	—	0.7	ns	


Notes:

1. See test circuit and wave forms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. Skew measured at worse cast temperature (max. temp).


Tests Circuits and Waveforms

Figure a

Figure b

Figure c

Tests Circuits and Waveforms (Continued)


Tests Circuits For All Outputs⁽¹⁾



Propagation Delay



Enable and Disable Times⁽²⁾



Switch Position


Test	Switch
Open Drain	Closed
Disable LOW	
Enable LOW	
All Other Inputs	Open

DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.


R_T = Termination resistance: should be equal to Z_{OUT} of the Pulse Generator.

Output Skew – tSK(o)




$$tSK(o) = |tPLHy + tPLHx| \text{ or } |tPHLy + tPHLx|$$

Pulse Skew – tSK(p)



$$tSK(p) = |tPHL - tPLH|$$

Package Skew – tSK(t)



$$tSK(t) = |tPLH2 + tPLH1| \text{ or } |tPHL2 + tPHL1|$$