## HD66322T

# (64-level Gray Scale Driver for High-Quality TFT Liquid Crystal Display for XGA and SXGA) 

## HITACHI

Rev 0.0
November 1996

## Description

The HD66322T is a TFT-LCD source driver LSI, which is applicable to XGA and SXGA. The LSI receives 6-bit digital display data per pixel and outputs corresponding 64-level gray scale voltage. Since the output circuit on this LSI incorporates an operational amplifier, a positive and a negative voltage can be alternately output from each output pin. Therefore, a high-quality display with less crosstalk can be achieved without a complex circuit configuration.

## Features

- High-speed operation
— Maximum operating clock: $65 \mathrm{MHz}(3.0 \mathrm{~V})$
- Operating voltage
$-\mathrm{V}_{\mathrm{CC}}=3.0$ to 3.6 V
$-\mathrm{VLCD}=10 \pm 0.5 \mathrm{~V}$
- LCD drive voltage
— Low voltage: $0.2 \sim \mathrm{VLCD} / 2$ (V)
- High voltage: VLCD/2 ~ VLCD-0.2 (V)
- 384 LCD drive circuits
- Multicolor display

The HD66322T receives 6-bit digital display data per pixel, and selects and outputs an LCD drive voltage among 64-level gray scale voltages. When $\mathrm{R}, \mathrm{G}$, and B color filters are added to the LCD panel, a maximum of 260 thousand colors can be displayed.

- 36 data bits (six bits of gray scale code $\times$ three dots of $\mathrm{RGB} \times$ two pixels)
- Low output voltage deviation: Voff $= \pm 10 \mathrm{mV}$ (max)


## HD66322T

- High-voltage asymmetrical drive

Counter electrode does not need to be converted into AC due to a $10-\mathrm{V}$ wide dynamic range and alternate output of positive and negative voltages. In addition, as positive and negative voltages are generated from the reference voltage supplied from an external device, symmetrical or asymmetrical drive can be selected according to LCD characteristics.

- Polarity inversion output to each pin

Inversion drive for each dot can be achieved even in a one-side location configuration due to alternate output of positive and negative voltages from each output pin; this achieves a high quality display with less crosstalk.

- Operational amplifier

An external reference voltage generator can be configured simply by adding a resistance ladder due to an operational amplifier incorporated in the output circuit of this LSI.

- Bi-directional shift
- Chip enable signal generator
- Data polarity inversion bit

Can reduce current consumption when displaying white and black for each dot.

- Package: TCP
- Applicable system

OA equipment such as an XGA ( $1024 \times 768$ dots $)$-and an SXGA ( $1280 \times 1024$ dots $)$-notebook personal computer or monitor

## Pin Arrangement



Figure 1 Pin Arrangement

Block Diagram


Figure 2 Block Diagram

## Block Functions

## Clock controller

Generates chip enable signals ( $\overline{\mathrm{EIO} 2}$ and $\overline{\mathrm{EIO} 1}$ ) and controls the internal timing signals.

## Data inversion circuit

Inverts the polarity (when the POL signal is 1 ) or does not invert it (when the POL signal is 0 ) for input data.

## HD66322T

## Latch address selector

Generates latch signals, which sequentially trigger latch operation of input display data.

## Latch circuit 1

Latches 6-output $\times 6$-bit sequentially input display data; composed of $384 \times 6$ bits.

## Latch circuit 2

Latches $384 \times 6$-bit data latched in latch circuit 1 synchronously with the CL1 signal.

## Decoder

Generates a 64-level gray scale voltage based on the LCD drive voltage (V8-V0) and selects the LCD applicable voltage using the 6-bit data decoded signal.

## Gray scale voltage generator

Generates a 64-level gray scale high voltage or a 64-level gray scale low voltage by dividing the external input voltage by resistance.

## Output amplifier

Buffers and outputs the gray scale voltage selected for each output.

Pin Functions
Table 1 Pin Functions

| Signal Name | Number <br> s | Input/Output | Function |
| :---: | :---: | :---: | :---: |
| VLCD | 1 | Power supply | See Figure 3. |
| $\mathrm{V}_{\text {c }}$ | 1 | Power supply |  |
| GND | 1 | Power supply |  |
| V9-V5 <br> V4-V0 | 5 | Power supply | Supplies power to the LCD applicable voltage generation circuit. Voltage within the range of 5.7 V to $\mathrm{V}_{\mathrm{EE}}$ must be applied to V 0 to V 4 pins, and within the range of 0.2 to 5.0 V to V 5 to V 9 pins. |
| CL1 | 1 | Input | While this clock is low, the LCD applicable voltage is output. |
| CL2 | 1 | Input | Display data is stored at the falling edge of this signal. |
| POL | 1 | Input | Data polarity inversion signal, which saves the power supply of the data bus line in the interface. When this signal is high, display data is inverted in the driver, and when it is low, display data is input to the driver without being inverted. |
| D55 to D50 <br> D45 to D40 <br> D35 to D30 <br> D25 to D20 <br> D15 to D10 <br> D05 to D00 | 36 | Input | Inputs 6-bit (gray scale data) $\times 6$-pixel display data. |
| $\begin{aligned} & \overline{\overline{\mathrm{EIO}}} \\ & \overline{\mathrm{EIO}} \end{aligned}$ | 2 | Input/output | Provides chip-enable signals. Input or output depends on the SHL signal. In SHL = GND, EIO1 and EIO2 are input and output, and in $\mathrm{SHL}=\mathrm{V}_{\mathrm{cC}}$, $\overline{\mathrm{EIO} 1}$ and $\overline{\mathrm{EIO} 2}$ are output and input, respectively. At any one time, the signal being used for input must go low to enable the driver to latch display data, and the signal being used for output will be driven low after 312 pixels of data have been read. |
| M | 1 | Input | An AC signal for controlling an LCD alternate drive. When this signal is 0 , odd number pins (Y1, Y3, ... Y311) output the positive LCD applicable voltage and even number pins output the negative LCD applicable voltage, and when 1, vice versa. |
| Y1-Y384 | 384 | Output | Outputs LCD applicable voltages. |
| TEST1.2 <br> TESTCLK | 1 | Input | A test pin. Normally, this signal must be set low. |
| SHL | 1 | Input | Selects the shift direction of display data. See Figure 4. |

HD66322T


Figure 3 VLCD, V $_{\text {cc }}$, and GND Power Supply


Figure 4 Display Data Shift Direction

## System Overview

Figure 5 shows a block diagram of an XGA $(1024 \times 768)$-applicable TFT color panel configured with multiple HD66322Ts. These HD66322Ts latch 6-bit data per dot, and select and output one level among 64 internally generated LCD-drive voltage levels of positive or negative polarity. When the pixels are structured using R, G, and B color filters, a maximum of 260 thousand colors can be displayed. In addition, the inversion drive for each row or for each dot can be achieved even though the HD66322Ts are located on one side as long as the inversion output function for each pin is used; this achieves a highquality display.


Figure 5 System Block Diagram


Figure 6 Timing Chart (Example of Dot-Inversion Drive Method)

## Relationship between Display Data and Output Voltage

The HD66322T outputs 64-level gray scale high voltage and 64-level gray scale low voltage generated by 10 levels of input LCD drive power supply voltage and 6-bit digital data. Figure 7 shows the relationship among the input voltages from the LCD drive power supply circuit, digital codes, and output voltages.


Figure 7 Selection of LCD Drive Output Level

## HD66322T

Table 2 64-Level Gray Scale High Voltage
Display Data

| Di5 | Di4 | Di3 | Di2 | Di1 | Di0 | 64-Level Gray Scale High Voltage |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 1 | 1 | V4 |
| 1 | 1 | 1 | 1 | 1 | 0 | V3 + 1819/2886 $\times$ (V4-V3) |
| 1 | 1 | 1 | 1 | 0 | 1 | V3 + 1286/2886 $\times$ (V4-V3) |
| 1 | 1 | 1 | 1 | 0 | 0 | V3 + 886/2886 $\times(\mathrm{V} 4-\mathrm{V} 3)$ |
| 1 | 1 | 1 | 0 | 1 | 1 | V3 + 619/2886 $\times$ (V4-V3) |
| 1 | 1 | 1 | 0 | 1 | 0 | V3 + 390/2886 $\times$ (V4-V3) |
| 1 | 1 | 1 | 0 | 0 | 1 | V3 + 190/2886 $\times(\mathrm{V} 4-\mathrm{V} 3)$ |
| 1 | 1 | 1 | 0 | 0 | 0 | V3 |
| 1 | 1 | 0 | 1 | 1 | 1 | V2 + 2535/2697 $\times$ (V3-V2) |
| 1 | 1 | 0 | 1 | 1 | 0 | V2 + 2377/2697 $\times$ (V3-V2) |
| 1 | 1 | 0 | 1 | 0 | 1 | V2 + 2217/2697 $\times$ (V3-V2) |
| 1 | 1 | 0 | 1 | 0 | 0 | V2 + 2084/2697 $\times$ (V3-V2) |
| 1 | 1 | 0 | 0 | 1 | 1 | V2 + 1951/2697 $\times$ (V3-V2) |
| 1 | 1 | 0 | 0 | 1 | 0 | V2 + 1818/2697 $\times$ (V3-V2) |
| 1 | 1 | 0 | 0 | 0 | 1 | $\mathrm{V} 2+1707 / 2697 \times(\mathrm{V} 3-\mathrm{V} 2)$ |
| 1 | 1 | 0 | 0 | 0 | 0 | V2 + 1600/2697 $\times$ (V3-V2) |
| 1 | 0 | 1 | 1 | 1 | 1 | V2 + 1500/2697 $\times$ (V3-V2) |
| 1 | 0 | 1 | 1 | 1 | 0 | $\mathrm{V} 2+1400 / 2697 \times(\mathrm{V} 3-\mathrm{V} 2)$ |
| 1 | 0 | 1 | 1 | 0 | 1 | V2 + 1300/2697 $\times$ (V3-V2) |
| 1 | 0 | 1 | 1 | 0 | 0 | V2 + 1200/2697 $\times$ (V3-V2) |
| 1 | 0 | 1 | 0 | 1 | 1 | V2 + 1100/2697 $\times$ (V3-V2) |
| 1 | 0 | 1 | 0 | 1 | 0 | V2 + 1000/2697 $\times$ (V3-V2) |
| 1 | 0 | 1 | 0 | 0 | 1 | V2 + 900/2697 $\times$ (V3-V2) |
| 1 | 0 | 1 | 0 | 0 | 0 | V2 + 800/2697 $\times$ (V3-V2) |
| 1 | 0 | 0 | 1 | 1 | 1 | V2 + 700/2697 $\times$ (V3-V2) |
| 1 | 0 | 0 | 1 | 1 | 0 | V2 + 600/2697 $\times$ (V3-V2) |
| 1 | 0 | 0 | 1 | 0 | 1 | V2 + 500/2697 $\times$ (V3-V2) |
| 1 | 0 | 0 | 1 | 0 | 0 | V2 + 400/2697 $\times$ (V3-V2) |
| 1 | 0 | 0 | 0 | 1 | 1 | V2 + 300/2697 $\times$ (V3-V2) |
| 1 | 0 | 0 | 0 | 1 | 0 | V2 + 200/2697 $\times$ (V3-V2) |
| 1 | 0 | 0 | 0 | 0 | 1 | V2 + 100/2697 $\times$ (V3-V2) |
| 1 | 0 | 0 | 0 | 0 | 0 | V2 |

## Table 2 64-Level Gray Scale High Voltage (cont)

## Display Data

| Di5 | Di4 | Di3 | Di2 | Di1 | Di0 | 64-Level Gray Scale High Voltage |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | 1 | 1 | 1 | V1 + 3322/3422 $\times(\mathrm{V} 2-\mathrm{V} 1)$ |
| 0 | 1 | 1 | 1 | 1 | 0 | $\mathrm{V} 1+3222 / 3422 \times(\mathrm{V} 2-\mathrm{V} 1)$ |
| 0 | 1 | 1 | 1 | 0 | 1 | $\mathrm{V} 1+3122 / 3422 \times(\mathrm{V} 2-\mathrm{V} 1)$ |
| 0 | 1 | 1 | 1 | 0 | 0 | V1 + 3015/3422 $\times(\mathrm{V} 2-\mathrm{V} 1)$ |
| 0 | 1 | 1 | 0 | 1 | 1 | $\mathrm{V} 1+2904 / 3422 \times(\mathrm{V} 2-\mathrm{V} 1)$ |
| 0 | 1 | 1 | 0 | 1 | 0 | V1 + 2793/3422 $\times(\mathrm{V} 2-\mathrm{V} 1)$ |
| 0 | 1 | 1 | 0 | 0 | 1 | V1 + 2682/3422 $\times(\mathrm{V} 2-\mathrm{V} 1)$ |
| 0 | 1 | 1 | 0 | 0 | 0 | $\mathrm{V} 1+2571 / 3422 \times(\mathrm{V} 2-\mathrm{V} 1)$ |
| 0 | 1 | 0 | 1 | 1 | 1 | $\mathrm{V} 1+2460 / 3422 \times(\mathrm{V} 2-\mathrm{V} 1)$ |
| 0 | 1 | 0 | 1 | 1 | 0 | V1 + 2349/3422 $\times(\mathrm{V} 2-\mathrm{V} 1)$ |
| 0 | 1 | 0 | 1 | 0 | 1 | $\mathrm{V} 1+2238 / 3422 \times(\mathrm{V} 2-\mathrm{V} 1)$ |
| 0 | 1 | 0 | 1 | 0 | 0 | $\mathrm{V} 1+2127 / 3422 \times(\mathrm{V} 2-\mathrm{V} 1)$ |
| 0 | 1 | 0 | 0 | 1 | 1 | V1 + 1994/3422 $\times(\mathrm{V} 2-\mathrm{V} 1)$ |
| 0 | 1 | 0 | 0 | 1 | 0 | $\mathrm{V} 1+1861 / 3422 \times(\mathrm{V} 2-\mathrm{V} 1)$ |
| 0 | 1 | 0 | 0 | 0 | 1 | $\mathrm{V} 1+1728 / 3422 \times(\mathrm{V} 2-\mathrm{V} 1)$ |
| 0 | 1 | 0 | 0 | 0 | 0 | $\mathrm{V} 1+1595 / 3422 \times(\mathrm{V} 2-\mathrm{V} 1)$ |
| 0 | 0 | 1 | 1 | 1 | 1 | $\mathrm{V} 1+1435 / 3422 \times(\mathrm{V} 2-\mathrm{V} 1)$ |
| 0 | 0 | 1 | 1 | 1 | 0 | $\mathrm{V} 1+1275 / 3422 \times(\mathrm{V} 2-\mathrm{V} 1)$ |
| 0 | 0 | 1 | 1 | 0 | 1 | $\mathrm{V} 1+1115 / 3422 \times(\mathrm{V} 2-\mathrm{V} 1)$ |
| 0 | 0 | 1 | 1 | 0 | 0 | $\mathrm{V} 1+925 / 3422 \times(\mathrm{V} 2-\mathrm{V} 1)$ |
| 0 | 0 | 1 | 0 | 1 | 1 | $\mathrm{V} 1+725 / 3422 \times(\mathrm{V} 2-\mathrm{V} 1)$ |
| 0 | 0 | 1 | 0 | 1 | 0 | $\mathrm{V} 1+496 / 3422 \times(\mathrm{V} 2-\mathrm{V} 1)$ |
| 0 | 0 | 1 | 0 | 0 | 1 | V1 + 267/3422 $\times(\mathrm{V} 2-\mathrm{V} 1)$ |
| 0 | 0 | 1 | 0 | 0 | 0 | V1 |
| 0 | 0 | 0 | 1 | 1 | 1 | $\mathrm{V} 0+3733 / 4000 \times(\mathrm{V} 1-\mathrm{V} 0)$ |
| 0 | 0 | 0 | 1 | 1 | 0 | $\mathrm{V} 0+3333 / 4000 \times(\mathrm{V} 1-\mathrm{V} 0)$ |
| 0 | 0 | 0 | 1 | 0 | 1 | $\mathrm{V} 0+2933 / 4000 \times(\mathrm{V} 1-\mathrm{V} 0)$ |
| 0 | 0 | 0 | 1 | 0 | 0 | $\mathrm{V} 0+2533 / 4000 \times(\mathrm{V} 1-\mathrm{V} 0)$ |
| 0 | 0 | 0 | 0 | 1 | 1 | $\mathrm{V} 0+2000 / 4000 \times(\mathrm{V} 1-\mathrm{V} 0)$ |
| 0 | 0 | 0 | 0 | 1 | 0 | $\mathrm{V} 0+1467 / 4000 \times(\mathrm{V} 1-\mathrm{V} 0)$ |
| 0 | 0 | 0 | 0 | 0 | 1 | $\mathrm{V} 0+800 / 4000 \times(\mathrm{V} 1-\mathrm{V} 0)$ |
| 0 | 0 | 0 | 0 | 0 | 0 | V0 |

## HD66322T

Table 3 64-Level Gray Scale Low Voltage
Display Data

| Di5 | Di4 | Di3 | Di2 | Di1 | Di0 | 64-Level Gray Scale Low Voltage |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 1 | 1 | V5 |
| 1 | 1 | 1 | 1 | 1 | 0 | V6 + 1819/2886 $\times$ (V5 - V6) |
| 1 | 1 | 1 | 1 | 0 | 1 | V6 + 1286/2886 $\times$ (V5 - V6) |
| 1 | 1 | 1 | 1 | 0 | 0 | V6 + 886/2886 $\times$ (V5 - V6) |
| 1 | 1 | 1 | 0 | 1 | 1 | V6 + 619/2886 $\times$ (V5 - V6) |
| 1 | 1 | 1 | 0 | 1 | 0 | V6 + 390/2886 $\times$ (V5 - V6) |
| 1 | 1 | 1 | 0 | 0 | 1 | V6 + 190/2886 $\times$ (V5 - V6) |
| 1 | 1 | 1 | 0 | 0 | 0 | V6 |
| 1 | 1 | 0 | 1 | 1 | 1 | V7 + 2537/2697 $\times(\mathrm{V} 6-\mathrm{V} 7)$ |
| 1 | 1 | 0 | 1 | 1 | 0 | V7 + 2377/2697 $\times(\mathrm{V} 6-\mathrm{V} 7)$ |
| 1 | 1 | 0 | 1 | 0 | 1 | V7 + 2217/2697 $\times(\mathrm{V} 6-\mathrm{V} 7)$ |
| 1 | 1 | 0 | 1 | 0 | 0 | V7 + 2084/2697 $\times(\mathrm{V} 6-\mathrm{V} 7)$ |
| 1 | 1 | 0 | 0 | 1 | 1 | V7 + 1951/2697 $\times(\mathrm{V} 6-\mathrm{V} 7)$ |
| 1 | 1 | 0 | 0 | 1 | 0 | $\mathrm{V} 7+1818 / 2697 \times(\mathrm{V} 6-\mathrm{V} 7)$ |
| 1 | 1 | 0 | 0 | 0 | 1 | $\mathrm{V} 7+1707 / 2697 \times(\mathrm{V} 6-\mathrm{V} 7)$ |
| 1 | 1 | 0 | 0 | 0 | 0 | V7 + 1600/2697 $\times(\mathrm{V} 6-\mathrm{V} 7)$ |
| 1 | 0 | 1 | 1 | 1 | 1 | V7 + 1500/2697 $\times(\mathrm{V} 6-\mathrm{V} 7)$ |
| 1 | 0 | 1 | 1 | 1 | 0 | V7 + 1400/2697 $\times(\mathrm{V} 6-\mathrm{V} 7)$ |
| 1 | 0 | 1 | 1 | 0 | 1 | V7 + 1300/2697 $\times(\mathrm{V} 6-\mathrm{V} 7)$ |
| 1 | 0 | 1 | 1 | 0 | 0 | V7 + 1200/2697 $\times(\mathrm{V} 6-\mathrm{V} 7)$ |
| 1 | 0 | 1 | 0 | 1 | 1 | V7 + 1100/2697 $\times(\mathrm{V} 6-\mathrm{V} 7)$ |
| 1 | 0 | 1 | 0 | 1 | 0 | V7 + 1000/2697 $\times(\mathrm{V} 6-\mathrm{V} 7)$ |
| 1 | 0 | 1 | 0 | 0 | 1 | V7 + 900/2697 $\times$ (V6-V7) |
| 1 | 0 | 1 | 0 | 0 | 0 | $\mathrm{V} 7+800 / 2697 \times(\mathrm{V} 6-\mathrm{V} 7)$ |
| 1 | 0 | 0 | 1 | 1 | 1 | V7 + 700/2697 $\times$ (V6-V7) |
| 1 | 0 | 0 | 1 | 1 | 0 | V7 + 600/2697 $\times(\mathrm{V} 6-\mathrm{V} 7)$ |
| 1 | 0 | 0 | 1 | 0 | 1 | V7 + 500/2697 $\times(\mathrm{V} 6-\mathrm{V} 7)$ |
| 1 | 0 | 0 | 1 | 0 | 0 | V7 + 400/2697 $\times(\mathrm{V} 6-\mathrm{V} 7)$ |
| 1 | 0 | 0 | 0 | 1 | 1 | V7 + 300/2697 $\times$ (V6-V7) |
| 1 | 0 | 0 | 0 | 1 | 0 | V7 + 200/2697 $\times(\mathrm{V} 6-\mathrm{V} 7)$ |
| 1 | 0 | 0 | 0 | 0 | 1 | V7 + 100/2697 $\times(\mathrm{V} 6-\mathrm{V} 7)$ |
| 1 | 0 | 0 | 0 | 0 | 0 | V7 |

## Table 3 64-Level Gray Scale Low Voltage (cont)

## Display Data

| Di5 | Di4 | Di3 | Di2 | Di1 | Di0 | 64-Level Gray Scale Low Voltage |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | 1 | 1 | 1 | V8 + 3322/3422 $\times$ (V7-V8) |
| 0 | 1 | 1 | 1 | 1 | 0 | V8 + 3222/3422 $\times$ (V7-V8) |
| 0 | 1 | 1 | 1 | 0 | 1 | V8 + 3122/3422 $\times$ (V7-V8) |
| 0 | 1 | 1 | 1 | 0 | 0 | V8 + 3015/3422 $\times$ (V7-V8) |
| 0 | 1 | 1 | 0 | 1 | 1 | V8 + 2904/3422 $\times$ (V7-V8) |
| 0 | 1 | 1 | 0 | 1 | 0 | V8 + 2793/3422 $\times$ (V7-V8) |
| 0 | 1 | 1 | 0 | 0 | 1 | V8 + 2682/3422 $\times$ (V7-V8) |
| 0 | 1 | 1 | 0 | 0 | 0 | V8 + 2571/3422 $\times$ (V7-V8) |
| 0 | 1 | 0 | 1 | 1 | 1 | V8 + 2460/3422 $\times$ (V7-V8) |
| 0 | 1 | 0 | 1 | 1 | 0 | V8 + 2349/3422 $\times$ (V7-V8) |
| 0 | 1 | 0 | 1 | 0 | 1 | V8 + 2238/3422 $\times$ (V7-V8) |
| 0 | 1 | 0 | 1 | 0 | 0 | V8 + 2127/3422 $\times$ (V7-V8) |
| 0 | 1 | 0 | 0 | 1 | 1 | V8 + 1994/3422 $\times$ (V7-V8) |
| 0 | 1 | 0 | 0 | 1 | 0 | V8 + 1861/3422 $\times$ (V7-V8) |
| 0 | 1 | 0 | 0 | 0 | 1 | V8 + 1728/3422 $\times$ (V7-V8) |
| 0 | 1 | 0 | 0 | 0 | 0 | V8 + 1595/3422 $\times$ (V7-V8) |
| 0 | 0 | 1 | 1 | 1 | 1 | V8 + 1435/3422 $\times$ (V7-V8) |
| 0 | 0 | 1 | 1 | 1 | 0 | V8 + 1275/3422 $\times$ (V7-V8) |
| 0 | 0 | 1 | 1 | 0 | 1 | V8 + 1115/3422 $\times$ (V7-V8) |
| 0 | 0 | 1 | 1 | 0 | 0 | $\mathrm{V} 8+925 / 3422 \times(\mathrm{V} 7-\mathrm{V} 8)$ |
| 0 | 0 | 1 | 0 | 1 | 1 | V8 + 725/3422 $\times$ (V7-V8) |
| 0 | 0 | 1 | 0 | 1 | 0 | V8 + 496/3422 $\times$ (V7-V8) |
| 0 | 0 | 1 | 0 | 0 | 1 | V8 + 267/3422 $\times$ (V7 - V8) |
| 0 | 0 | 1 | 0 | 0 | 0 | V8 |
| 0 | 0 | 0 | 1 | 1 | 1 | $\mathrm{V} 9+3733 / 4000 \times(\mathrm{V} 8-\mathrm{V} 9)$ |
| 0 | 0 | 0 | 1 | 1 | 0 | $\mathrm{V} 9+3333 / 4000 \times(\mathrm{V} 8-\mathrm{V} 9)$ |
| 0 | 0 | 0 | 1 | 0 | 1 | V9 + 2933/4000 $\times(\mathrm{V} 8-\mathrm{V} 9)$ |
| 0 | 0 | 0 | 1 | 0 | 0 | $\mathrm{V} 9+2533 / 4000 \times(\mathrm{V} 8-\mathrm{V} 9)$ |
| 0 | 0 | 0 | 0 | 1 | 1 | V9 + 2000/4000 $\times$ (V8 - V9) |
| 0 | 0 | 0 | 0 | 1 | 0 | V9 + 1467/4000 $\times$ (V8-V9) |
| 0 | 0 | 0 | 0 | 0 | 1 | V9 + 800/4000 $\times$ (V8 - V9) |
| 0 | 0 | 0 | 0 | 0 | 0 | V9 |

## HD66322T

## Relationship between Input Data and Output Voltage

The HD66322T outputs gray scale voltages whose polarities are different at odd number output pins and even number output pins with respect to the LCD counter-electrode voltage. The relationship between input data and output pins is shown in Figure 8 for the following conditions:
$\mathrm{VLCD}-0.2 \geq \mathrm{V} 0 \geq \mathrm{V} 1 \geq \mathrm{V} 2 \geq \mathrm{V} 3 \geq \mathrm{V} 4 \geq \mathrm{VLCD} / 2$, and
$\mathrm{VLCD} / 2 \geq \mathrm{V} 5 \geq \mathrm{V} 6 \geq \mathrm{V} 7 \geq \mathrm{V} 8 \geq \mathrm{V} 9 \geq 0.2 \mathrm{~V}$


Figure 8 Relationship between Input Data and Output Voltages

## Inversion Drive for Each Output Pin

The HD66322T generates a 64-level positive- or negative-polarity grayscale voltage with respect to the inversion reference voltage for each adjacent odd and even number output pin. In addition, the LCD AC drive can be controlled by switching the polarity of the M signal (refer to the section on Pin Functions).

Thus, if the HD66322Ts are located on one side of the TFT LCD panel, a dot inversion drive, which can apply the grayscale voltage with the opposite polarity to each adjacent dot, can be performed by switching the polarity of the M signal for each CL1 input. This can decrease crosstalk degrading display quality and achieve a high-quality display.


Figure 9 Dot-Inversion Drive

## Absolute Maximum Ratings

| Item    <br> Power supply <br> voltage Logic circuit <br> (low voltage) $\mathrm{V}_{\mathrm{cc}}$ -0.3 to +5.0 | Unit <br> V | Note <br> LCD drive circuit <br> (high voltage) | VLCD | -0.3 to +12.0 | V |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  | 1 |  |  |
| Input voltage (high voltage) | $\mathrm{Vt1}$ | -0.3 to $\mathrm{V}_{\mathrm{LCD}}+0.3$ | V | 1 and 2 |  |
| Input voltage (low voltage) | $\mathrm{Vt2}$ | -0.3 to $\mathrm{V}_{\mathrm{CC}}+0.3$ | V | 1,3 , and 4 |  |
| Operating temperature | Topr | -20 to +75 | ${ }^{\circ} \mathrm{C}$ |  |  |
| Storage temperature | Tstg | -40 to +125 | ${ }^{\circ} \mathrm{C}$ |  |  |

Notes: If the LSI is used beyond the above maximum ratings, it may be permanently damaged. It should always be used within its specified operating range for normal operation to prevent malfunction or degraded reliability.

1. Assuming $G N D=0 V$.
2. Applies to input pins CL1, CL2, SHL, Dxx, M, and POL, and I/O pins $\overline{\mathrm{EIOO}}$ and $\overline{\mathrm{EIO}}$ when used as input.
3. Specifies voltage to be input to the LCD drive power supply pins.

Either of the following relationships must be held:
$\mathrm{V}_{\mathrm{LCD}}-0.2 \geq \mathrm{V} 0 \geq \mathrm{V} 1 \geq \mathrm{V} 2 \geq \mathrm{V} 3 \geq \mathrm{V} 4 \geq \mathrm{V}_{\mathrm{LCD}} / 2$ and $\mathrm{V}_{\mathrm{LCD}} / 2 \geq \mathrm{V} 5 \geq \mathrm{V} 6 \geq \mathrm{V} 7 \geq \mathrm{V} 8 \geq \mathrm{V} 9 \geq 0.2 \mathrm{~V}$, or
$\mathrm{V}_{\mathrm{LCD}}-0.2 \geq \mathrm{V} 4 \geq \mathrm{V} 3 \geq \mathrm{V} 2 \geq \mathrm{V} 1 \geq \mathrm{V} 0 \geq \mathrm{V}_{\mathrm{LCD}} / 2$ and $\mathrm{V}_{\mathrm{LCD}} / 2 \geq \mathrm{V} 9 \geq \mathrm{V} 8 \geq \mathrm{V} 7 \geq \mathrm{V} 6 \geq \mathrm{V} 5 \geq 0.2 \mathrm{~V}$
4. The following relationship must be held for the electrical potentials of V 9 to V 5 and V 4 to V 0 . Vin $-\mathrm{Vn}+1 \leq 1 \mathrm{~V}$ ( $\mathrm{n}=0$ to 3 or 5 to 8 )

## Electrical Characteristics

DC Characteristics ( $\mathrm{V}_{\mathrm{cc}}-\mathbf{G N D}=3.0$ to 3.6V, VLCD-GND $=9.5 \sim \mathbf{1 0 . 5 V}$, and $\mathrm{Ta}=\mathbf{- 2 0}$ to $+\mathbf{7 5}{ }^{\circ} \mathrm{C}$, unless otherwise stated)

| Item | Symbol | Applicable Pin | Min. | Typ. | Max. | Unit | Conditions | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input high level voltage | VIH | $\begin{aligned} & \hline \text { CL1, CL2, SHL, Dij, } \\ & \text { M, POL, EIO1 (I), } \end{aligned}$ | $0.7 \times \mathrm{V}_{\mathrm{cc}}$ | - | $\mathrm{V}_{\mathrm{cc}}$ | V |  |  |
| Input low level voltage | VIL | and EIO2 (1) | 0 |  | $0.3 \times \mathrm{V}_{\mathrm{cc}}$ | V |  |  |
| Output high level voltage | VOH | $\begin{aligned} & \text { EIO1 (O) and } \\ & \text { EIO2 (O) } \end{aligned}$ | $\mathrm{V}_{\mathrm{cc}}-0.4$ | - | - | V | $\mathrm{I}_{\text {OH }}=-0.4 \mathrm{~mA}$ |  |
| Output low level voltage | VOL |  | - | - | 0.4 | V | $\mathrm{I}_{\mathrm{ol}}=0.4 \mathrm{~mA}$ |  |
| Input leakage current (1) | $I_{11}$ | $\begin{aligned} & \hline \text { CL1, CL2, SHL, Dij, } \\ & \text { M, and POL } \end{aligned}$ | -5 | - | +5 | $\mu \mathrm{A}$ |  |  |
| Input leakage current (2) | 112 | $\begin{aligned} & \text { EIO1 (I) and EIO2 } \\ & \text { (I) } \end{aligned}$ | -10 | - | +10 | $\mu \mathrm{A}$ |  |  |
| Output offset voltage | Voff | Y1 to Y312 | - | - | $\pm 10$ | mV | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{EE}}=13 \mathrm{~V} \\ & \mathrm{f}_{\mathrm{ct1}}=53.8 \mathrm{kHz} \\ & (1 \text { horizontal }=18.6 \mu \mathrm{~s}) \end{aligned}$ | 1 |
| Logic unit consumptive current | $\mathrm{I}_{\mathrm{cc}}$ | $\mathrm{V}_{\mathrm{cc}}$ | - | - | 4.5 | mA | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{cc}}=3.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{Lc}}=10 \mathrm{~V} \\ & \mathrm{f}_{\mathrm{cu} 1}=71.7 \mathrm{kHz} \end{aligned}$ | 2 |
| Standby consumptive current | $\mathrm{I}_{\text {st }}$ | $\mathrm{V}_{\mathrm{cc}}$ | - | - | 0.7 | mA | $\begin{aligned} & -(1 \text { horizontal }=14 \mu \mathrm{~s}) \\ & \mathrm{f}_{\mathrm{CL} 2}=65 \mathrm{MHz} \end{aligned}$ |  |
| LCD drive power supply voltage (2) | $I_{\text {coo }}$ | $V_{\text {Loo }}$ | - | - | 4.5 | mA |  |  |

Notes: 1 Output offset voltage Voff is defined as difference between the actual output voltage and output voltage expected.
2. Except for the current flowing in V 0 to V 9 ; outputs are unloaded.

## HD66322T

AC Characteristics ( $\mathrm{V}_{\mathrm{CC}}-\mathbf{G N D}=\mathbf{3 . 0}$ to $\mathbf{3 . 6 V}$, VLCD-GND $=\mathbf{9 . 5} \sim \mathbf{1 0 . 5 V}$, and $\mathrm{Ta}=\mathbf{- 2 0}$ to $+75{ }^{\circ} \mathrm{C}$, unless otherwise stated)

| Item | Symbol | Applicable Pins | Min. | Typ. | Max. | Unit | Conditions | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Clock cycle time | $\mathrm{f}_{\text {max }}$ | CL2 | - | - | 65 | MHz |  |  |
| Clock high level width | $\mathrm{T}_{\text {cwh }}$ | CL2 | 7 | - | - | ns |  |  |
| Clock low level width | $\mathrm{T}_{\mathrm{cw}}$ | CL2 | 7 | - | - | ns |  |  |
| Clock rise time | Tr | CL1 and CL2 | - | - | 4 | ns |  |  |
| Clock fall time | $\mathrm{T}_{\mathrm{f}}$ | CL1 and CL2 | - | - | 4 | ns |  |  |
| Clock setup time | $\mathrm{T}_{\text {su }}$ | CL1 and CL2 | 50 | - | - | ns |  |  |
| Clock hold time | $\mathrm{T}_{\mathrm{h}}$ | CL1 and CL2 | 300 | - | - | ns |  |  |
| Data setup time | $\mathrm{T}_{\text {dsu }}$ | Dij and CL2 | 3 | - | - | ns |  |  |
| Data hold time | $\mathrm{T}_{\text {dh }}$ | Dij and CL2 | 3 | - | - | ns |  |  |
| POL setup time | $\mathrm{T}_{\text {psu }}$ | POL and CL2 | 3 | - | - | ns |  |  |
| POL hold time | $\mathrm{T}_{\text {ph }}$ | POL and CL2 | 3 | - | - | ns |  |  |
| M setup time | $\mathrm{T}_{\text {msu }}$ | M and CL2 | 100 | - | - | ns |  |  |
| M hold time | $\mathrm{T}_{\text {mh }}$ | M and CL1 | 200 | - | - | ns |  |  |
| Enable setup time | $\mathrm{T}_{\text {esu }}$ | ElO1, EIO2, and CL2 | 0 | - | - | ns |  |  |
| Enable output delay time | $\mathrm{T}_{\text {ed }}$ | ElO1, EIO2, and CL2 | - | - | 30 | ns |  | 1 |
| CL1 high level width | $\mathrm{T}_{\text {cliwh }}$ | CL1 | 56 | - | - | ns |  |  |
| Driver output delay time | $\mathrm{T}_{\text {dd }}$ | CL1 and Y1 to Y384 | - | - | 10 | $\mu \mathrm{s}$ | $\begin{aligned} & \mathrm{VLCD}=10 \mathrm{~V} \\ & \mathrm{Ta}=25^{\circ} \mathrm{C} \end{aligned}$ |  |

Notes: 1. The load conditions of an enable output pin are shown in Figure 13.
2. Defined under the conditions shown in Figure 14.


Figure 10 AC Characteristics

HD66322T


Figure 11 Load Conditions of Enable Output Pin


Figure 12 Load Conditions for Definition of Driver Output Delay Time

