### Data Sheet Summary

MC68HC908QY4SM/D Rev. 0.1, 12/2002

MC68HC908QY4, MC68HC908QT4, MC68HC908QY2, MC68HC908QT2, MC68HC908QY1, MC68HC908QT1





### Introduction

This document provides an overview of the MC68HC908QY4, MC68HC908QT4, MC68HC908QY2, MC68HC908QT2, MC68HC908QY1, and MC68HC908QT1 devices. For complete details refer to the *MC68HC908QY4 Data Sheet* (Motorola document order number MC68HC908QY4/D).

### **General Description**

The MC68HC908QY4 is a member of the low-cost, high-performance M68HC08 Family of 8-bit microcontroller units (MCUs). The M68HC08 Family is a Complex Instruction Set Computer (CISC) with a Von Neumann architecture. All MCUs in the family use the enhanced M68HC08 central processor unit (CPU08) and are available with a variety of modules, memory sizes and types, and package types.

**Table 1. MC Order Numbers** 

| MC Order Number | ADC | FLASH Memory | Package     |
|-----------------|-----|--------------|-------------|
| MC68HC908QY1    | _   | 1536 bytes   | 16-pins     |
| MC68HC908QY2    | Yes | 1536 bytes   | PDIP, SOIC, |
| MC68HC908QY4    | Yes | 4096 bytes   | and TSSOP   |
| MC68HC908QT1    |     | 1536 bytes   | 8-pins      |
| MC68HC908QT2    | Yes | 1536 bytes   | PDIP, SOIC, |
| MC68HC908QT4    | Yes | 4096 bytes   | and DFN     |

Temperature and package designators:

C = -40°C to +85°C

V = -40°C to +105°C (available for  $V_{DD} = 5$  V only)

M = -40°C to +125°C (available for  $V_{DD} = 5$  V only)

P = Plastic dual in-line package (PDIP)

DW = Small outline integrated circuit package (SOIC)

DT = Thin shrink small outline package (TSSOP)

FQ = Dual flat no lead (DFN)

This product incorporates SuperFlash® technology licensed from SST.

### **Features**

#### Features include:

- High-performance M68HC08 CPU core
- Fully upward-compatible object code with M68HC05 Family
- 5-V and 3-V operating voltages (V<sub>DD</sub>)
- 8-MHz internal bus operation at 5 V, 4-MHz at 3 V
- Trimmable internal oscillator
  - 3.2 MHz internal bus operation
  - 8-bit trim capability, ± 5% trimmed
- Auto wakeup from STOP capability
- Configuration (CONFIG) register for MCU configuration options, including low-voltage inhibit (LVI) trip point
- In-system FLASH programming
- FLASH security<sup>(1)</sup>
- On-chip in-application programmable FLASH memory (with internal program/erase voltage generation)
  - MC68HC908QY4 and MC68HC908QT4 4096 bytes
  - MC68HC908QY2, MC68HC908QY1, MC68HC908QT2, and MC68HC908QT1 — 1536 bytes
- 128 bytes of on-chip random-access memory (RAM)
- 2-channel, 16-bit timer interface module (TIM)
- 4-channel, 8-bit analog-to-digital converter (ADC) on MC68HC908QY2, MC68HC908QY4, MC68HC908QT2, and MC68HC908QT4
- 5 or 13 bidirectional input/output (I/O) lines and one input only:
  - High current sink/source capability on all port pins
  - Selectable pullups on all ports, selectable on an individual bit basis
- 6-bit keyboard interrupt with wakeup feature (KBI)
- Low-voltage inhibit (LVI) module features software selectable trip point in CONFIG register

**Data Sheet Summary** 

MC68HC908QY/QT Family — Rev. 0.1

<sup>1.</sup> No security feature is absolutely secure. However, Motorola's strategy is to make reading or copying the FLASH difficult for unauthorized users.

- System protection features:
  - Computer operating properly (COP) watchdog
  - Low-voltage detection with reset
  - Illegal opcode detection with reset
  - Illegal address detection with reset
- External asynchronous interrupt pin with internal pullup (IRQ) shared with general-purpose input pin
- Master asynchronous reset pin (RST) shared with general-purpose I/O pin
- Power-on reset
- Internal pullups on IRQ and RST to reduce external components
- Memory mapped I/O registers
- Power saving stop and wait modes
- MC68HC908QY4, MC68HC908QY2, and MC68HC908QY1 are available in these packages:
  - 16-pin plastic dual in-line package (PDIP)
  - 16-pin small outline integrated circuit (SOIC) package
  - 16-pin thin shrink small outline package (TSSOP)
- MC68HC908QT4, MC68HC908QT2, and MC68HC908QT1 are available in these packages:
  - 8-pin PDIP
  - 8-pin SOIC
  - 8-pin dual flat no lead (DFN)

## MCU Block Diagram

See Figure 1.


### **Memory**

The central processor unit (CPU08) can address 64 Kbytes of memory space. The memory map is shown in **Figure 3**.

Addresses \$0000–\$003F, shown in **Figure 4**, contain most of the control, status, and data registers.

The vector addresses are shown in **Table 3**.

Data



RST, IRQ: Pins have internal (about 30K Ohms) pull up

PTA[0:5]: High current sink and source capability

PTA[0:5]: Pins have programmable keyboard interrupt and pull up

PTB[0:7]: Not available on 8-pin devices - MC68HC908QT1, MC68HC908QT2, and MC68HC908QT4

Figure 1. Block Diagram

#### **Pin Assignments** $V_{SS}$ $\neg V_{SS}$ $V_{DD}$ PTA5/OSC1/KBI5 PTA0/TCH0/KBI0 PTA5/OSC1/AD3/KBI5 PTA0/AD0/TCH0/KBI0 7 2 PTA4/OSC2/KBI4 [ PTA4/OSC2/AD2/KBI4 PTA1/AD1/TCH1/KBI1 PTA1/TCH1/KBI1 PTA3/RST/KBI3 PTA3/RST/KBI3 PTA2/IRQ/KBI2 PTA2/IRQ/KBI2 **8-PIN ASSIGNMENT** 8-PIN ASSIGNMENT MC68HC908QT1 PDIP/SOIC MC68HC908QT2 AND MC68HC908QT4 PDIP/SOIC V<sub>DD</sub> [ V<sub>DD</sub> [ 16 V<sub>SS</sub> 16 □ V<sub>SS</sub> PTB7 PTB7 15 PTB0 15 PTB0 PTB6 PTB1 PTB6 14 PTB1 3 14 PTA5/OSC1/AD3/KBI5 PTA5/OSC1/KBI5 PTA0/TCH0/KBI0 PTA0/AD0/TCH0/KBI0 PTA4/OSC2/KBI4 PTA4/OSC2/AD2/KBI4 PTA1/TCH1/KBI1 PTA1/AD1/TCH1/KBI1 РТВ5 Г PTB2 PTB5 [ 11 PTB2 11 PTB4 [ PTB4 10 PTB3 10 PTB3 PTA2/IRQ/KBI2 PTA2/IRQ/KBI2 PTA3/RST/KBI3 8 PTA3/RST/KBI3 8 16-PIN ASSIGNMENT 16-PIN ASSIGNMENT MC68HC908QY1 PDIP/SOIC MC68HC908QY2 AND MC68HC908QY4 PDIP/SOIC PTA0/TCH0/KBI0 16 PTA1/TCH1/KBI1 PTA0/AD0/TCH0/KBI0 16 PTA1/AD1/TCH1/KBI1 PTB1 □ PTB1 [ 15 PTB2 15 PTB2 PTB0 3 14 PTB3 PTB0 3 14 PTB3 13 PTA2/IRQ/KBI2 $V_{SS} \square 4$ PTA2/IRQ/KBI2 $V_{SS} \square 4$ 12 PTA3/RST/KBI3 12 PTA3/RST/KBI3 $V_{DD} \square 5$ $V_{DD} \square 5$ PTB4 PTB7 PTB7 11 PTB4 11 PTB6 10 PTB5 PTB6 10 PTB5 PTA5/OSC1/AD3/KBI5 PTA5/OSC1/KBI5 PTA4/OSC2/KBI4 PTA4/OSC2/AD2/KBI4 16-PIN ASSIGNMENT 16-PIN ASSIGNMENT MC68HC908QY1 TSSOP MC68HC908QY2 AND MC68HC908QY4 TSSOP PTA0/TCH0/KBI0 PTA1/TCH1/KBI1 PTA0/AD0/TCH0/KBI0 PTA1/AD1/TCH1/KBI1 PTA2/IRQ/KBI2

Figure 2. MCU Pin Assignments

PTA3/RST/KBI3

PTA4/OSC2/KBI4

 $V_{SS}$  $\mathrm{V}_{\mathrm{DD}}$ 

8-PIN ASSIGNMENT

MC68HC908QT2 AND MC68HC908QT4 DFN

PTA5//OSC1/AD3/KB15

2

**8-PIN ASSIGNMENT** 

MC68HC908QT1 DFN

 $V_{SS}$ 

 $\rm V_{\rm DD}$ 3

PTA5/OSC1/KB15

PTA2/IRQ/KBI2

PTA3/RST/KBI3

PTA4/OSC2/AD2/KBI4

### **Pin Functions**

Table 2 provides a description of the pin functions.

**Table 2. Pin Functions** 

| Pin<br>Name             | Description  | Input/Output     |
|-------------------------|--|------------------|
| $V_{DD}$                | Power supply   | Power            |
| $V_{SS}$                | Power supply ground  | Power            |
|                         | PTA0 — General purpose I/O port  | Input/Output     |
| PTA0                    | AD0 — A/D channel 0 input  | Input            |
| PTAU                    | TCH0 — Timer Channel 0 I/O   | Input/Output     |
|                         | KBI0 — Keyboard interrupt input 0  | Input            |
|                         | PTA1 — General purpose I/O port  | Input/Output     |
| PTA1                    | AD1 — A/D channel 1 input  | Input            |
| FIAI                    | TCH1 — Timer Channel 1 I/O   | Input/Output     |
|                         | KBI1 — Keyboard interrupt input 1  | Input            |
|                         | PTA2 — General purpose input-only port   | Input            |
| PTA2                    | IRQ — External interrupt with programmable pullup and Schmitt trigger input  | Input            |
|                         | KBI2 — Keyboard interrupt input 2  | Input            |
|                         | PTA3 — General purpose I/O port  | Input/Output     |
| PTA3                    | RST — Reset input, active low with internal pullup and Schmitt trigger   | Input            |
|                         | KBI3 — Keyboard interrupt input 3  | Input            |
|                         | PTA4 — General purpose I/O port  | Input/Output     |
| PTA4                    | OSC2 — XTAL oscillator output (XTAL option only)  RC or internal oscillator output (OSC2EN = 1 in PTAPUE register) | Output<br>Output |
|                         | AD2 — A/D channel 2 input  | Input            |
|                         | KBI4 — Keyboard interrupt input 4  | Input            |
|                         | PTA5 — General purpose I/O port  | Input/Output     |
| PTA5                    | OSC1 —XTAL, RC, or external oscillator input   | Input            |
| FIAU                    | AD3 — A/D channel 3 input  | Input            |
|                         | KBI5 — Keyboard interrupt input 5  | Input            |
| PTB[0:7] <sup>(1)</sup> | 8 general-purpose I/O ports.   | Input/Output     |

<sup>1.</sup> The PTB pins are not available on the 8-pin packages.




Figure 3. Memory Map

| Addr.             | Register      | Bit 7   | 6           | 5               | 4       | 3       | 2       | 1       | Bit 0   |
|-------------------|---------------|---------|-------------|-----------------|---------|---------|---------|---------|---------|
| \$0000            | PTA           | R       | AWUL        | PTA5            | PTA4    | PTA3    | PTA2    | PTA1    | PTA0    |
| \$0001            | PTB           | PTB7    | PTB6        | PTB5            | PTB4    | PTB3    | PTB2    | PTB1    | PTB0    |
| \$0002            | Unimplemented |         |             |                 |         |         |         |         |         |
| \$0003            | Unimplemented |         |             |                 |         |         |         |         |         |
| \$0004            | DDRA          | R       | R           | DDRA5           | DDRA4   | DDRA3   | 0       | DDRA1   | DDRA0   |
| \$0006            | DDRB          | DDRB7   | DDRB6       | DDRB5           | DDRB4   | DDRB3   | DDRB2   | DDRB1   | DDRB0   |
| \$0007-           | Unimplemented |         |             |                 |         |         |         |         |         |
| \$0007-<br>\$000A | Unimplemented |         |             |                 |         |         |         |         |         |
| \$000B            | PTAPUE        | OSC2EN  | 0           | PTAPUE5         | PTAPUE4 | PTAPUE3 | PTAPUE2 | PTAPUE1 | PTAPUE0 |
| \$000C            | PTBPUE        | PTBPUE7 | PTBPUE6     | PTBPUE5         | PTBPUE4 | PTBPUE3 | PTBPUE2 | PTBPUE1 | PTBPUE0 |
| \$000D-           | Unimplemented |         |             |                 |         |         |         |         |         |
| \$0019            | Unimplemented |         |             |                 |         |         |         |         |         |
| \$001A            | KBSCR         | 0       | 0           | 0               | 0       | KEYF    | ACKK    | IMASKK  | MODEK   |
| \$001B            | KBIER         | 0       | AWUIE       | KBIE5           | KBIE4   | KBIE3   | KBIE2   | KBIE1   | KBIE0   |
| \$001C            | Unimplemented |         |             |                 |         |         |         |         |         |
| \$001D            | INTSCR        | 0       | 0           | 0               | 0       | IRQF1   | ACK1    | IMASK1  | MODE1   |
| \$001E            | CONFIG2       | IRQPUD  | IRQEN       |                 | OSCOPT1 | OSCOPT0 |         |         | RSTEN   |
| \$001F            | CONFIG1       | COPRS   | LVISTOP     | LVIRSTD         | LVIPWRD | LVI5OR3 | SSREC   | STOP    | COPD    |
| \$0020            | TSC           | TOF     | TOIE        | TSTOP           | TRST    | 0       | PS2     | PS1     | PS0     |
| \$0021            | TCNTH         | Bit 15  | Bit 14      | Bit 13          | Bit 12  | Bit 11  | Bit 10  | Bit 9   | Bit 8   |
| \$0022            | TCNTL         | Bit 7   | Bit 6       | Bit 5           | Bit 4   | Bit 3   | Bit 2   | Bit 1   | Bit 0   |
| \$0023            | TMODH         | Bit 15  | Bit 14      | Bit 13          | Bit 12  | Bit 11  | Bit 10  | Bit 9   | Bit 8   |
| \$0024            | TMODL         | Bit 7   | Bit 6       | Bit 5           | Bit 4   | Bit 3   | Bit 2   | Bit 1   | Bit 0   |
| \$0025            | TSC0          | CH0F    | CH0IE       | MS0B            | MS0A    | ELS0B   | ELS0A   | TOV0    | CH0MAX  |
| \$0026            | TCH0H         | Bit 15  | Bit 14      | Bit 13          | Bit 12  | Bit 11  | Bit 10  | Bit 9   | Bit 8   |
| \$0027            | TCH0L         | Bit 7   | Bit 6       | Bit 5           | Bit 4   | Bit 3   | Bit 2   | Bit 1   | Bit 0   |
| \$0028            | TSC1          | CH1F    | CH1IE       | 0               | MS1A    | ELS1B   | ELS1A   | TOV1    | CH1MAX  |
| \$0029            | TCH1H         | Bit 15  | Bit 14      | Bit 13          | Bit 12  | Bit 11  | Bit 10  | Bit 9   | Bit 8   |
| \$002A            | TCH1L         | Bit 7   | Bit 6       | Bit 5           | Bit 4   | Bit 3   | Bit 2   | Bit 1   | Bit 0   |
| \$002B-           | Unimplemented |         |             |                 |         |         |         |         |         |
| \$0035            | Unimplemented |         |             |                 |         |         |         |         |         |
| \$0036            | OSCSTAT       |         |             |                 |         |         |         | ECGON   | ECGST   |
| \$0037            | Unimplemented |         |             |                 |         |         |         |         |         |
| \$0038            | OSCTRIM       | TRIM7   | TRIM6       | TRIM5           | TRIM4   | TRIM3   | TRIM2   | TRIM1   | TRIM0   |
| \$0039-           | Unimplemented |         |             |                 |         |         |         |         |         |
| \$003B            | Unimplemented |         |             |                 |         |         |         |         |         |
| \$003C            | ADSCR         | COCO    | AIEN        | ADCO            | CH4     | CH3     | CH2     | CH1     | CH0     |
| \$003D            | Unimplemented |         |             |                 |         |         |         |         |         |
| \$003E            | ADR           | AD7     | AD6         | AD5             | AD4     | AD3     | AD2     | AD1     | AD0     |
| \$003F            | ADICLK        | ADIV2   | ADIV1       | ADIV0           | 0       | 0       | 0       | 0       | 0       |
|                   |               |         | = Unimpleme | ented or Reserv | /ed     |         |         |         |         |

Figure 4. Control, Status, and Data Registers (Sheet 1 of 2)

| Addr.   | Register                | Bit 7  | 6                                     | 5      | 4           | 3          | 2      | 1     | Bit 0 |  |  |
|---------|-------------------------|--------|---------------------------------------|--------|-------------|------------|--------|-------|-------|--|--|
| \$FE00  | BSR                     |        |                                       |        |             |            |        | SBSW  |       |  |  |
| \$FE01  | SRSR                    | POR    | PIN                                   | COP    | ILOP        | ILAD       | MODRST | LVI   | 0     |  |  |
| \$FE02  | BRKAR                   | 0      | 0                                     | 0      | 0           | 0          | 0      | 0     | BDCOP |  |  |
| \$FE03  | BFCR                    | BCFE   |                                       |        |             |            |        |       |       |  |  |
| \$FE04  | INT1                    | 0      | IF5                                   | IF4    | IF3         | 0          | IF1    | 0     | 0     |  |  |
| \$FE05  | INT2                    | IF14   | 0                                     | 0      | 0           | 0          | 0      | 0     | 0     |  |  |
| \$FE06  | INT3                    | 0      | 0                                     | 0      | 0           | 0          | 0      | 0     | IF15  |  |  |
| \$FE07  | Reserved                |        |                                       |        |             |            |        |       |       |  |  |
| \$FE08  | FLCR                    | 0      | 0                                     | 0      | 0           | HVEN       | MASS   | ERASE | PGM   |  |  |
| \$FE09  | BRKH                    | Bit 15 | Bit 14                                | Bit 13 | Bit 12      | Bit 11     | Bit 10 | Bit 9 | Bit 8 |  |  |
| \$FE0A  | BRKL                    | Bit 7  | Bit 6                                 | Bit 5  | Bit 4       | Bit 3      | Bit 2  | Bit 1 | Bit 0 |  |  |
| \$FE0B  | BRKSCR                  | BRKE   | BRKA                                  | 0      | 0           | 0          | 0      | 0     | 0     |  |  |
| \$FE0C  | LVISR                   | LVIOUT | 0                                     | 0      | 0           | 0          | 0      | 0     |       |  |  |
| \$FE0D- | Reserved for FLASH Test |        |                                       |        |             |            |        |       |       |  |  |
| \$FE0F  | Reserved for FLASH Test |        |                                       |        |             |            |        |       |       |  |  |
| \$FFBE  | FLBPR                   | BPR7   | BPR6                                  | BPR5   | BPR4        | BPR3       | BPR2   | BPR1  | BPR0  |  |  |
| \$FFBF  | Reserved                |        |                                       |        |             |            |        |       |       |  |  |
| \$FFC0  | TRIMLOC                 |        |                                       | NON-VC | LATILE TRIM | ADJUSTMENT | ΓVALUE |       |       |  |  |
| \$FFC1  | Reserved                |        |                                       |        |             |            |        |       |       |  |  |
| \$FFFF  | COPCTL                  |        | WRITE ANY VALUE TO RESET COP WATCHDOG |        |             |            |        |       |       |  |  |
|         |                         |        | = Unimplemented or Reserved           |        |             |            |        |       |       |  |  |

Figure 4. Control, Status, and Data Registers (Sheet 2 of 2)

**Vector Priority** Vector Address Vector \$FFDE Lowest ADC conversion complete vector (high) IF15 \$FFDF ADC conversion complete vector (low) \$FFE0 Keyboard vector (high) IF14 \$FFE1 Keyboard vector (low) IF13 through Not used IF6 \$FFF2 TIM overflow vector (high) IF5 \$FFF3 TIM overflow vector (low) \$FFF4 TIM Channel 1 vector (high) IF4 \$FFF5 TIM Channel 1 vector (low) \$FFF6 TIM Channel 0 vector (high) IF3 \$FFF7 TIM Channel 0 vector (low) IF2 Not used \$FFFA IRQ vector (high) IF1 \$FFFB IRQ vector (low) SWI vector (high) \$FFFC \$FFFD SWI vector (low) Reset vector (high) \$FFFE \$FFFF Reset vector (low) Highest

**Table 3. Vector Addresses** 

#### **FLASH Module**

The FLASH memory consists of an array of 4096 or 1536 bytes with an additional 80 bytes for user vectors and miscellaneous. The minimum size of FLASH memory that can be erased is 64 bytes; and the maximum size of FLASH memory that can be programmed in a program cycle is 32 bytes (a row). Program and erase operations are facilitated through control bits in the FLASH control register (FLCR). Details for these operations appear later in this section. The address ranges for the user memory and vectors are:

- \$EE00-\$FDFF; user memory, 4096 bytes: MC68HC908QY4 and MC68HC908QT4
- \$F800-\$FDFF; user memory, 1536 bytes: MC68HC908QY2, MC68HC908QT2, MC68HC908QY1 and MC68HC908QT1
- \$FFB0-\$FFFF; user interrupt vectors etc., 80 bytes.

#### NOTE:

An erased bit reads as logic 1 and a programmed bit reads as logic 0. A security feature prevents unauthorized viewing of the FLASH contents.

## FLASH Control Register

The FLASH control register (FLCR) controls FLASH program and erase operations.




Figure 5. FLASH Control Register (FLCR)

HVEN — High Voltage Enable Bit

1 = High voltage enabled to array and charge pump on

MASS — Mass Erase Control Bit

1 = Mass Erase operation selected

ERASE — Erase Control Bit

1 = Erase operation selected

PGM — Program Control Bit

1 = Program operation selected

## FLASH Page Erase Operation

Use the following procedure to erase a page of FLASH memory. A page consists of 64 consecutive bytes starting from addresses \$XX00, \$XX40, \$XX80, or \$XXC0. The 80-byte user interrupt vectors area includes two pages (\$FFB0-\$FFBF and \$FFC0-\$FFFF). Any FLASH memory page can be erased alone.

- 1. Set the ERASE bit and clear the MASS bit in the FLASH control register.
- 2. Read the FLASH block protect register (\$FFBE).

#### **Data Sheet Summary**

- 3. Write any data to any FLASH location within the address range of the block to be erased.
- 4. Wait for a time,  $t_{nvs}$  (minimum 10  $\mu$ s).
- 5. Set the HVEN bit.
- 6. Wait for a time, t<sub>Frase</sub> (minimum 1 ms or 4 ms).
- 7. Clear the ERASE and MASS bits.
- 8. Wait for a time,  $t_{nvh}$  (minimum 5  $\mu$ s).
- 9. Clear the HVEN bit.
- 10. After time,  $t_{rcv}$  (typical 1  $\mu s$ ), the memory can be accessed in read mode again.

### NOTE:

Programming and erasing of FLASH locations cannot be performed by code being executed from the FLASH memory. These operations must be performed in the order as shown, but other unrelated operations may occur between the steps.

In applications that need up to 10,000 program/erase cycles, use the 4 ms page erase specification to get improved long-term reliability. Any application can use this 4 ms page erase specification. However, in applications where a FLASH location will be erased and reprogrammed less than 1000 times, and speed is important, use the 1 ms page erase specification to get a lower minimum erase time.

## FLASH Program Operation

Programming of the FLASH memory is done on a row basis. A row consists of 32 consecutive bytes starting from addresses \$XX00, \$XX20, \$XX40, \$XX60, \$XX80, \$XXA0, \$XXC0, or \$XXE0. Use the following step-by-step procedure to program a row of FLASH memory.

#### NOTE:

Only bytes which are currently \$FF may be programmed.

- 1. Set the PGM bit. This configures the memory for program operation and enables the latching of address and data for programming.
- 2. Read from the FLASH block protect register (\$FFBE).
- Write any data to any FLASH location within the address range desired.
- 4. Wait for a time,  $t_{nvs}$  (minimum 10  $\mu$ s).
- 5. Set the HVEN bit.
- 6. Wait for a time,  $t_{pas}$  (minimum 5  $\mu$ s).
- 7. Write data to the FLASH address being programmed<sup>(1)</sup>.
- 8. Wait for time,  $t_{PROG}$  (minimum 30  $\mu$ s).
- 9. Repeat step 6 and 7 until desired bytes within the row are programmed.
- Clear the PGM bit<sup>(1)</sup>.

The time between each FLASH address change, or the time between the last FLASH address programmed to clearing PGM bit, must not exceed the maximum programming time, t<sub>PROG</sub> maximum.

- 11. Wait for time,  $t_{nvh}$  (minimum 5  $\mu$ s).
- 12. Clear the HVEN bit.
- 13. After time,  $t_{rcv}$  (typical 1  $\mu$ s), the memory can be accessed in read mode again.

#### NOTE:

Programming and erasing of FLASH locations cannot be performed by code being executed from the FLASH memory. These operations must be performed in the order shown, other unrelated operations may occur between the steps. Do not exceed  $t_{PROG}$  maximum.

### FLASH Block Protect Register

The FLASH block protect register is implemented as a byte within the FLASH memory, and therefore it is programmed using a FLASH memory byte-programming operation. The value in this register determines the starting address of the protected range within the FLASH memory. The FLASH is protected from this address to the end of FLASH memory at \$FFFF.



Figure 6. FLASH Block Protect Register (FLBPR)

BPR[7:0] — FLASH Protection Register Bits [7:0]




Figure 7. FLASH Block Protect Start Address

**Table 4. Examples of Protect Start Address** 

| BPR[7:0]                  | Start of Address of Protect Range  |
|---------------------------|--|
| \$00-\$B8                 | The entire FLASH memory is protected.  |
| \$B9 ( <b>1011 1001</b> ) | \$EE40 (11 <b>10 1110 01</b> 00 0000)  |
| \$BA ( <b>1011 1010</b> ) | \$EE80 (11 <b>10 1110 10</b> 00 0000)  |
| \$BB ( <b>1011 1011</b> ) | \$EEC0 (11 <b>10 1110 11</b> 00 0000)  |
| \$BC ( <b>1011 1100</b> ) | \$EF00 (11 <b>10 1111 00</b> 00 0000)  |
| and so on                 |  |
| \$DE (1101 1110)          | \$F780 (11 <b>11 0111 10</b> 00 0000)  |
| \$DF (1101 1111)          | \$F7C0 (11 <b>11 0111 11</b> 00 0000)  |
| \$FE (1111 1110)          | \$FF80 (11 <b>11 1111 10</b> 00 0000)<br>FLBPR, OSCTRIM, and vectors are protected |
| \$FF                      | The entire FLASH memory is not protected.  |

## Configuration Registers (CONFIG1, CONFIG2)

The configuration registers are used to initialize various options. The configuration registers can each be written once after each reset. Most of the configuration register bits are cleared during reset. Since the various options affect the operation of the microcontroller unit (MCU) it is recommended that these registers be written immediately after reset. The configuration registers are located at \$001E and \$001F, and may be read at anytime.

| \$001E | Bit 7  | 6         | 5 | 4           | 3       | 2 | 1 | Bit 0 |
|--------|--------|-----------|---|-------------|---------|---|---|-------|
|        | IRQPUD | IRQEN     | R | OSCOPT1     | OSCOPT0 | R | R | RSTEN |
| Reset: | 0      | 0         | 0 | 0           | 0       | 0 | 0 | U     |
| POR:   | 0      | 0         | 0 | 0           | 0       | 0 | 0 | 0     |
|        | R      | = Reserve | d | U = Unaffec | cted    |   |   |       |

Figure 8 Configuration Register 2 (CONFIG2)

IRQPUD — IRQ Pin Pullup Disable Control Bit

 $0 = Internal pullup is connected between <math>\overline{IRQ}$  pin and  $V_{DD}$  (if IRQEN = 1)

IRQEN — IRQ Pin Function Selection Bit

 $1 = PTA2/\overline{IRQ}/KBI2$  pin configured for  $\overline{IRQ}$  function

0 = Pin configured for PTA2 or KBI2 function

OSCOPT1:OSCOPT0 — Selection Bits for Oscillator Option

- (0:0) Internal oscillator
- (0:1) External oscillator

U = Unaffected

- (1:0) External RC oscillator
- (1:1) External XTAL oscillator

RSTEN — RST Pin Function Selection

- $1 = PTA2/\overline{RST}/KBI3$  pin configured for  $\overline{RESET}$  function
- 0 = Pin configured for PTA3 or KBI3 function

**NOTE:** The RSTEN bit is cleared by a power-on reset (POR) only. Other resets will leave this bit unaffected.

| \$001F | Bit 7 | 6       | 5       | 4       | 3       | 2     | 1    | Bit 0 |
|--------|-------|---------|---------|---------|---------|-------|------|-------|
|        | COPRS | LVISTOP | LVIRSTD | LVIPWRD | LVI5OR3 | SSREC | STOP | COPD  |
| Reset: | 0     | 0       | 0       | 0       | U       | 0     | 0    | 0     |
| POR:   | 0     | 0       | 0       | 0       | 0       | 0     | 0    | 0     |

Figure 9 Configuration Register 1 (CONFIG1)

COPRS (Out of STOP Mode) — COP Reset Period Selection Bit

1 = COP reset short cycle =  $(2^{13} - 2^4)$  x BUSCLKX4

 $0 = COP \text{ reset long cycle} = (2^{18} - 2^4) \times BUSCLKX4$ 

To prevent a reset due to a COP watchdog timeout, write any value to COPCTL (\$FFFF) before the COP timer reaches the selected timeout.

MC68HC908QY/QT Family — Rev. 0.1

Data Sheet Summary

COPRS (In STOP Mode) — Auto Wakeup Period Selection Bit

1 = Auto wakeup short cycle = approximately 16 ms

0 = Auto wakeup long cycle = approximately 650 ms

LVISTOP — LVI Enable in Stop Mode Bit

1 = LVI enabled during stop mode

0 = LVI disabled during stop mode

LVIRSTD — LVI Reset Disable Bit

1 = LVI module resets disabled

0 = LVI module resets enabled

LVIPWRD — LVI Power Disable Bit

1 = LVI module power disabled

LVI5OR3 — LVI 5-V or 3-V Operating Mode Bit

1 = LVI operates in 5-V mode

0 = LVI operates in 3-V mode

**NOTE:** The LVI5OR3 bit is cleared by a power-on reset (POR) only. Other resets will leave this bit unaffected.

SSREC — Short Stop Recovery Bit

1 = Stop mode recovery after 32 BUSCLKX4 cycles

0 = Stop mode recovery after 4096 BUSCLKX4 cycles

**NOTE:** Exiting stop mode by an LVI reset will result in the long stop recovery.

STOP — STOP Instruction Enable Bit

1 = STOP instruction enabled

0 = STOP instruction treated as illegal opcode

COPD — COP Disable Bit

1 = COP module disabled (does not force resets)

## **LVI Status Register**

The LVI status register (LVISR) indicates if the  $V_{DD}$  voltage was detected below the  $V_{TRIPF}$  level while LVI resets have been disabled.




Figure 10. LVI Status Register (LVISR)

### LVIOUT — LVI Output Bit

This read-only flag becomes set when the  $V_{DD}$  voltage falls below the  $V_{TRIPF}$  trip voltage and is cleared when  $V_{DD}$  voltage rises above  $V_{TRIPR}$ .

14

## **IRQ Status and Control Register**




Figure 11. IRQ Status and Control Register (INTSCR)

IRQF1 — IRQ Flag

This read-only status bit is high when the IRQ interrupt is pending.

 $1 = \overline{IRQ}$  interrupt pending

ACK1 — IRQ Interrupt Request Acknowledge Bit

Writing a logic 1 to this write-only bit clears the IRQ latch. ACK1 always reads as logic 0.

IMASK1 — IRQ Interrupt Mask Bit

1 = IRQ interrupt requests disabled

MODE1 — IRQ Edge/Level Select Bit

This read/write bit controls the triggering sensitivity of the  $\overline{IRQ}$  pin.

 $1 = \overline{IRQ}$  interrupt requests on falling edges and low levels

 $0 = \overline{IRQ}$  interrupt requests on falling edges only

## SIM Reset Status Register

This register contains seven flags that show the source of the last reset. Clear the SIM reset status register by reading it. A power-on reset sets the POR bit and clears all other bits in the register.




Figure 12. SIM Reset Status Register (SRSR)

POR — Power-On Reset Bit

1 = Last reset caused by POR circuit

PIN — External Reset Bit

1 = Last reset caused by external reset pin  $(\overline{RST})$ 

COP — Computer Operating Properly Reset Bit

1 = Last reset caused by COP timeout

ILOP — Illegal Opcode Reset Bit

1 = Last reset caused by an illegal opcode

ILAD — Illegal Address Reset Bit (illegal attempt to fetch an opcode from an unimplemented address)

1 = Last reset caused by an opcode fetch from an illegal address

MODRST — Monitor Mode Entry Module Reset Bit

1 = Last reset caused by monitor mode entry when vector locations FFFE and FFFF are FFF after POR while  $PTA2/\overline{IRQ} = V_{DD}$ 

LVI — Low Voltage Inhibit Reset Bit

1 = Last reset caused by LVI circuit

### **Interrupt Status Registers (INT1, INT2, INT3)**

These three registers include status flags which indicate which interrupt sources currently have pending requests. See **Table 3**.

| \$FE04  | Bit 7 | 6   | 5    | 4    | 3 | 2   | 1 | Bit 0 |
|---------|-------|-----|------|------|---|-----|---|-------|
|         | 0     | IF5 | IF4  | IF3  | 0 | IF1 | 0 | 0     |
| Reset:  | 0     | 0   | 0    | 0    | 0 | 0   | 0 | 0     |
| Source: |       | TOF | TCH1 | TCH0 |   | ĪRQ |   |       |

Figure 13. Interrupt Status Register 1 (INT1)

| \$FE05  | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
|---------|-------|---|---|---|---|---|---|-------|
|         | IF14  | 0 | 0 | 0 | 0 | 0 | 0 | 0     |
| Reset:  | 0     | 0 | 0 | 0 | 0 | 0 | 0 | 0     |
| Source: | KBI   |   |   |   |   |   |   |       |

Figure 14. Interrupt Status Register 2 (INT2)

| \$FE06  | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
|---------|-------|---|---|---|---|---|---|-------|
|         | 0     | 0 | 0 | 0 | 0 | 0 | 0 | IF15  |
| Reset:  | 0     | 0 | 0 | 0 | 0 | 0 | 0 | 0     |
| Source: |       |   |   |   |   |   |   | ADC   |

Figure 15. Interrupt Status Register 3 (INT3)

IFxx — Interrupt Flags

These flags indicate the presence of interrupt requests from the sources shown below the corresponding IFxx bit.

- 1 = Interrupt request pending
- 0 = No interrupt request present

**Data Sheet Summary** 

MC68HC908QY/QT Family — Rev. 0.1

## **Central Processor Unit (CPU)**

**Figure 16** shows the five CPU registers. CPU registers are not part of the memory map.




Figure 16. CPU Registers

## **Instruction Set Summary**

**Table 5** provides a summary of the M68HC08 instruction set.

Table 5. Instruction Set Summary (Sheet 1 of 7)

| Source<br>Form   | Operation                              | Description                              |    |   |   | ec<br>CC |          |   | Address<br>Mode  | Opcode   | Operand   | les                                  |
|--|--|--|----|---|---|----------|----------|---|--|--|---|--------------------------------------|
| FOIII  | ·                                      | ·  | ٧  | Н | I | N        | Z        | С | Adc  | odo  | obe   | Cycles                               |
| ADC #opr<br>ADC opr<br>ADC opr<br>ADC opr,X<br>ADC opr,X<br>ADC, X<br>ADC opr,SP<br>ADC opr,SP     | Add with Carry                         | $A \leftarrow (A) + (M) + (C)$           | 1  | 1 | _ | ‡        | ţ.       | ‡ | IMM<br>DIR<br>EXT<br>IX2<br>IX1<br>IX<br>SP1<br>SP2  | A9<br>B9<br>C9<br>D9<br>E9<br>F9<br>9EE9<br>9ED9 | ii<br>dd<br>hh II<br>ee ff<br>ff<br>ff<br>ee ff | 2<br>3<br>4<br>4<br>3<br>2<br>4<br>5 |
| ADD #opr<br>ADD opr<br>ADD opr,<br>ADD opr,X<br>ADD opr,X<br>ADD opr,X<br>ADD opr,SP<br>ADD opr,SP | Add without Carry                      | A ← (A) + (M)                            | ‡  | ţ | _ | 1        | 1        | ‡ | IMM<br>DIR<br>EXT<br>IX2<br>IX1<br>IX<br>SP1<br>SP2  | AB<br>BB<br>CB<br>DB<br>EB<br>FB<br>9EEB<br>9EDB |   | 2<br>3<br>4<br>4<br>3<br>2<br>4<br>5 |
| AIS #opr   | Add Immediate Value (Signed) to SP     | $SP \leftarrow (SP) + (16   ^{\vee}  M)$ | _  | _ | _ | -        | -        | _ | IMM  | A7   | ii  | 2                                    |
| AIX #opr   | Add Immediate Value (Signed) to H:X    | $H:X \leftarrow (H:X) + (16 \% M)$       | -  | _ | _ | ı        | _        | - | IMM  | AF   | ii  | 2                                    |
| AND #opr<br>AND opr<br>AND opr<br>AND opr,X<br>AND opr,X<br>AND,X<br>AND opr,SP<br>AND opr,SP      | Logical AND                            | $A \leftarrow (A) \ \& \ (M)$            | 0  | _ | _ | 1        | 1        | _ | IMM<br>DIR<br>EXT<br>IX2<br>IX1<br>IX<br>SP1<br>SP2  | A4<br>B4<br>C4<br>D4<br>E4<br>F4<br>9EE4         | ii<br>dd<br>hh II<br>ee ff<br>ff<br>ee ff       | 2 3 4 4 3 2 4 5                      |
| ASL opr<br>ASLA<br>ASLX<br>ASL opr,X<br>ASL ,X<br>ASL opr,SP                                       | Arithmetic Shift Left<br>(Same as LSL) | C 0 0 b7 b0                              | 1  | - | _ | 1        | 1        | ‡ | DIR<br>INH<br>INH<br>IX1<br>IX<br>SP1  | 38<br>48<br>58<br>68<br>78<br>9E68               | dd<br>ff<br>ff                                  | 4<br>1<br>1<br>4<br>3<br>5           |
| ASR opr<br>ASRA<br>ASRX<br>ASR opr,X<br>ASR opr,X<br>ASR opr,SP                                    | Arithmetic Shift Right                 | b7 b0                                    | 1  | _ | _ | 1        | <b>‡</b> | ‡ | DIR<br>INH<br>INH<br>IX1<br>IX<br>SP1  | 37<br>47<br>57<br>67<br>77<br>9E67               | dd<br>ff<br>ff                                  | 4<br>1<br>1<br>4<br>3<br>5           |
| BCC rel  | Branch if Carry Bit Clear              | $PC \leftarrow (PC) + 2 + rel ? (C) = 0$ | [- | - | _ | ı        | -        | _ | REL  | 24   | rr  | 3                                    |
| BCLR n, opr  | Clear Bit n in M                       | Mn ← 0                                   | _  | _ | _ | _        | _        | _ | DIR (b0)<br>DIR (b1)<br>DIR (b2)<br>DIR (b3)<br>DIR (b4)<br>DIR (b5)<br>DIR (b6)<br>DIR (b7) | 11<br>13<br>15<br>17<br>19<br>1B<br>1D<br>1F     | dd<br>dd<br>dd<br>dd<br>dd<br>dd<br>dd<br>dd    | 4<br>4<br>4<br>4<br>4<br>4<br>4      |
| BCS rel  | Branch if Carry Bit Set (Same as BLO)  | PC ← (PC) + 2 + rel? (C) = 1             | -  | - | - | _        | -        | - | REL  | 25   | rr  | 3                                    |

**Data Sheet Summary** 

MC68HC908QY/QT Family — Rev. 0.1

Table 5. Instruction Set Summary (Sheet 2 of 7)

| Source<br>Form   | Operation  | Description   |   |   |   | ec |   |          | Address<br>Mode  | Opcode   | Operand  | les                                  |
|--|--|---|---|---|---|----|---|----------|--|--|--|--------------------------------------|
| FOIII  | •  | l   |   |   |   | N  | Z | С        | Adc  | odo  | Ope  | Cycles                               |
| BEQ rel  | Branch if Equal                                      | PC ← (PC) + 2 + rel? (Z) = 1                          | - | - | - | -  | - | -        | REL  | 27   | rr   | 3                                    |
| BGE opr  | Branch if Greater Than or Equal To (Signed Operands) | PC ← (PC) + 2 + rel? (N ⊕ V) = 0                      | - | - | _ | -  | - | -        | REL  | 90   | rr   | 3                                    |
| BGT opr  | Branch if Greater Than (Signed Operands)             | $PC \leftarrow (PC) + 2 + rel?(Z)   (N \oplus V) = 0$ | _ | _ | _ | _  | _ | _        | REL  | 92   | rr   | 3                                    |
| BHCC rel   | Branch if Half Carry Bit Clear                       | $PC \leftarrow (PC) + 2 + rel? (H) = 0$               | - | _ | - | _  | - | _        | REL  | 28   | rr   | 3                                    |
| BHCS rel   | Branch if Half Carry Bit Set                         | PC ← (PC) + 2 + rel? (H) = 1                          | _ | _ | - | _  | - | _        | REL  | 29   | rr   | 3                                    |
| BHI rel  | Branch if Higher                                     | $PC \leftarrow (PC) + 2 + rel?(C)   (Z) = 0$          | - | - | - | -  | - | -        | REL  | 22   | rr   | 3                                    |
| BHS rel  | Branch if Higher or Same<br>(Same as BCC)            | PC ← (PC) + 2 + rel? (C) = 0                          | _ | _ | _ | _  | _ | _        | REL  | 24   | rr   | 3                                    |
| BIH rel  | Branch if IRQ Pin High                               | $PC \leftarrow (PC) + 2 + rel ? \overline{IRQ} = 1$   | - | - | - | -  | - | -        | REL  | 2F   | rr   | 3                                    |
| BIL rel  | Branch if IRQ Pin Low                                | $PC \leftarrow (PC) + 2 + rel ? \overline{IRQ} = 0$   | - | _ | - | _  | - | _        | REL  | 2E   | rr   | 3                                    |
| BIT #opr<br>BIT opr<br>BIT opr,X<br>BIT opr,X<br>BIT opr,X<br>BIT opr,SP<br>BIT opr,SP | Bit Test   | (A) & (M)   | 0 | _ | _ | 1  | ‡ | _        | IMM<br>DIR<br>EXT<br>IX2<br>IX1<br>IX<br>SP1<br>SP2  | A5<br>B5<br>C5<br>D5<br>E5<br>F5<br>9EE5<br>9ED5 |  | 2<br>3<br>4<br>4<br>3<br>2<br>4<br>5 |
| BLE opr  | Branch if Less Than or Equal To (Signed Operands)    | PC ← (PC) + 2 + rel ? (Z)   (N ⊕ V) = 1               | _ | _ | _ | _  | _ | _        | REL  | 93   | rr   | 3                                    |
| BLO rel  | Branch if Lower (Same as BCS)                        | PC ← (PC) + 2 + rel? (C) = 1                          | _ | _ | - | _  | - | _        | REL  | 25   | rr   | 3                                    |
| BLS rel  | Branch if Lower or Same                              | PC ← (PC) + 2 + rel? (C)   (Z) = 1                    | - | _ | - | _  | - | _        | REL  | 23   | rr   | 3                                    |
| BLT opr  | Branch if Less Than (Signed Operands)                | PC ← (PC) + 2 + rel ? (N ⊕ V) =1                      | - | - | - | -  | - | -        | REL  | 91   | rr   | 3                                    |
| BMC rel  | Branch if Interrupt Mask Clear                       | PC ← (PC) + 2 + rel? (I) = 0                          | - | _ | - | _  | _ | _        | REL  | 2C   | rr   | 3                                    |
| BMI rel  | Branch if Minus                                      | PC ← (PC) + 2 + rel? (N) = 1                          | - | _ | - | _  | - | _        | REL  | 2B   | rr   | 3                                    |
| BMS rel  | Branch if Interrupt Mask Set                         | PC ← (PC) + 2 + rel? (I) = 1                          | - | _ | - | _  | - | _        | REL  | 2D   | rr   | 3                                    |
| BNE rel  | Branch if Not Equal                                  | $PC \leftarrow (PC) + 2 + rel? (Z) = 0$               | - | _ | _ | _  | _ | _        | REL  | 26   | rr   | 3                                    |
| BPL rel  | Branch if Plus                                       | $PC \leftarrow (PC) + 2 + rel? (N) = 0$               | - | - | - | -  | - | -        | REL  | 2A   | rr   | 3                                    |
| BRA rel  | Branch Always  | PC ← (PC) + 2 + <i>rel</i>                            | - | _ | - | _  | - | _        | REL  | 20   | rr   | 3                                    |
| BRCLR n,opr,rel  | Branch if Bit <i>n</i> in M Clear                    | PC ← (PC) + 3 + rel ? (Mn) = 0                        | _ | _ | _ | _  | _ | <b>‡</b> | DIR (b0)<br>DIR (b1)<br>DIR (b2)<br>DIR (b3)<br>DIR (b4)<br>DIR (b5)<br>DIR (b6)<br>DIR (b7) | 01<br>03<br>05<br>07<br>09<br>0B<br>0D<br>0F     | dd rr<br>dd rr<br>dd rr<br>dd rr<br>dd rr<br>dd rr<br>dd rr<br>dd rr | 55555555                             |
| BRN rel  | Branch Never   | PC ← (PC) + 2   | - | - | _ | -  | - | -        | REL  | 21   | rr   | 3                                    |

Table 5. Instruction Set Summary (Sheet 3 of 7)

| Source<br>Form  | Operation                       | Description   |   |   | Eff |          |   |   | Address<br>Mode  | Opcode                                       | Operand  | les                                  |
|---|---------------------------------|---|---|---|-----|----------|---|---|--|--|--|--------------------------------------|
| Form  |                                 | •   | ٧ | Н | I   | N        | Z | С | Add  | odo  | edo  | Cycles                               |
| BRSET n,opr,rel   | Branch if Bit <i>n</i> in M Set | PC ← (PC) + 3 + rel? (Mn) = 1   | _ | _ | _   | _        | ı | ‡ | DIR (b0)<br>DIR (b1)<br>DIR (b2)<br>DIR (b3)<br>DIR (b4)<br>DIR (b5)<br>DIR (b6)<br>DIR (b7) | 00<br>02<br>04<br>06<br>08<br>0A<br>0C<br>0E | dd rr<br>dd rr<br>dd rr<br>dd rr<br>dd rr<br>dd rr<br>dd rr<br>dd rr | 55555555                             |
| BSET n,opr  | Set Bit <i>n</i> in M           | Mn ← 1  | _ | _ | _   | -        |   | _ | DIR (b0)<br>DIR (b1)<br>DIR (b2)<br>DIR (b3)<br>DIR (b4)<br>DIR (b5)<br>DIR (b6)<br>DIR (b7) | 10<br>12<br>14<br>16<br>18<br>1A<br>1C<br>1E | dd<br>dd<br>dd<br>dd<br>dd<br>dd<br>dd<br>dd                         | 4<br>4<br>4<br>4<br>4<br>4<br>4      |
| BSR rel   | Branch to Subroutine            | $\begin{array}{c} PC \leftarrow (PC) + 2;  push  (PCL) \\ SP \leftarrow (SP) - 1;  push  (PCH) \\ SP \leftarrow (SP) - 1 \\ PC \leftarrow (PC) + \mathit{rel} \end{array}$  | _ | _ | _   | -        | 1 | _ | REL  | AD   | rr   | 4                                    |
| CBEQ opr,rel<br>CBEQA #opr,rel<br>CBEQX #opr,rel<br>CBEQ opr,X+,rel<br>CBEQ X+,rel<br>CBEQ opr,SP,rel | Compare and Branch if Equal     | $\begin{array}{l} PC \leftarrow (PC) + 3 + rel \ ? \ (A) - (M) = \$00 \\ PC \leftarrow (PC) + 3 + rel \ ? \ (A) - (M) = \$00 \\ PC \leftarrow (PC) + 3 + rel \ ? \ (X) - (M) = \$00 \\ PC \leftarrow (PC) + 3 + rel \ ? \ (A) - (M) = \$00 \\ PC \leftarrow (PC) + 2 + rel \ ? \ (A) - (M) = \$00 \\ PC \leftarrow (PC) + 4 + rel \ ? \ (A) - (M) = \$00 \end{array}$ | _ | _ | _   | -        | - | _ | DIR<br>IMM<br>IMM<br>IX1+<br>IX+<br>SP1  | 31<br>41<br>51<br>61<br>71<br>9E61           | dd rr<br>ii rr<br>ii rr<br>ff rr<br>rr<br>ff rr                      | 5<br>4<br>4<br>5<br>4<br>6           |
| CLC   | Clear Carry Bit                 | C ← 0   | _ | _ | _   | ı        | - | 0 | INH  | 98   |  | 1                                    |
| CLI   | Clear Interrupt Mask            | I ← 0   | _ | _ | 0   | ı        | ı | - | INH  | 9A   |  | 2                                    |
| CLR opr<br>CLRA<br>CLRX<br>CLRH<br>CLR opr,X<br>CLR ,X<br>CLR opr,SP                                  | Clear                           | $\begin{array}{l} M \leftarrow \$00 \\ A \leftarrow \$00 \\ X \leftarrow \$00 \\ H \leftarrow \$00 \\ M \leftarrow \$00 \\ M \leftarrow \$00 \\ M \leftarrow \$00 \\ M \leftarrow \$00 \\ \end{array}$  | 0 | _ | _   | 0        | 1 | _ | DIR<br>INH<br>INH<br>INH<br>IX1<br>IX<br>SP1   | 3F<br>4F<br>5F<br>8C<br>6F<br>7F<br>9E6F     | dd<br>ff<br>ff   | 3<br>1<br>1<br>1<br>3<br>2<br>4      |
| CMP #opr<br>CMP opr<br>CMP opr<br>CMP opr,X<br>CMP opr,X<br>CMP,X<br>CMP opr,SP<br>CMP opr,SP         | Compare A with M                | (A) – (M)   | 1 | _ | _   | <b>‡</b> | 1 | 1 | IMM<br>DIR<br>EXT<br>IX2<br>IX1<br>IX<br>SP1<br>SP2  | A1<br>B1<br>C1<br>D1<br>E1<br>F1<br>9ED1     | ii<br>dd<br>hh II<br>ee ff<br>ff<br>ee ff                            | 2<br>3<br>4<br>4<br>3<br>2<br>4<br>5 |
| COM opr<br>COMA<br>COMX<br>COM opr,X<br>COM ,X<br>COM opr,SP  | Complement (One's Complement)   | $\begin{array}{l} M \leftarrow (\overline{M}) = \$FF - (M) \\ A \leftarrow (A) = \$FF - (M) \\ X \leftarrow (\overline{X}) = \$FF - (M) \\ M \leftarrow (\overline{M}) = \$FF - (M) \end{array}$                                  | 0 | _ | _   | 1        | 1 | 1 | DIR<br>INH<br>INH<br>IX1<br>IX<br>SP1  | 33<br>43<br>53<br>63<br>73<br>9E63           | dd<br>ff<br>ff   | 4<br>1<br>1<br>4<br>3<br>5           |
| CPHX #opr<br>CPHX opr   | Compare H:X with M              | (H:X) – (M:M + 1)   | ‡ | _ | _   | 1        | ‡ | 1 | IMM<br>DIR   | 65<br>75                                     | ii ii+1<br>dd  | 3 4                                  |

20

Table 5. Instruction Set Summary (Sheet 4 of 7)

| Source<br>Form   | Operation                        | Description   |   | Effection CC |   |   |          |   | Address<br>Mode                                     | Opcode   | Operand                                   | Cycles                               |
|--|----------------------------------|---|---|--------------|---|---|----------|---|---|--|---|--------------------------------------|
| 1 01111  |                                  | -   | ٧ | Н            | I | Ν | Z        | С | Add   | obc  | ope                                       | င်                                   |
| CPX #opr<br>CPX opr<br>CPX opr<br>CPX ,X<br>CPX opr,X<br>CPX opr,X<br>CPX opr,SP<br>CPX opr,SP       | Compare X with M                 | (X) – (M)   | Î | _            | _ | 1 | 1        | 1 | IMM<br>DIR<br>EXT<br>IX2<br>IX1<br>IX<br>SP1<br>SP2 | A3<br>B3<br>C3<br>D3<br>E3<br>F3<br>9EE3<br>9ED3 |   | 2<br>3<br>4<br>4<br>3<br>2<br>4<br>5 |
| DAA  | Decimal Adjust A                 | (A) <sub>10</sub>   | U | _            | - | 1 | ‡        | 1 | INH   | 72   |   | 2                                    |
| DBNZ opr,rel<br>DBNZA rel<br>DBNZX rel<br>DBNZ opr,X,rel<br>DBNZ X,rel<br>DBNZ opr,SP,rel            | Decrement and Branch if Not Zero | $\begin{array}{l} A \leftarrow (A) - 1 \text{ or } M \leftarrow (M) - 1 \text{ or } X \leftarrow (X) - 1 \\ PC \leftarrow (PC) + 3 + rel? (\text{result}) \neq 0 \\ PC \leftarrow (PC) + 2 + rel? (\text{result}) \neq 0 \\ PC \leftarrow (PC) + 2 + rel? (\text{result}) \neq 0 \\ PC \leftarrow (PC) + 3 + rel? (\text{result}) \neq 0 \\ PC \leftarrow (PC) + 2 + rel? (\text{result}) \neq 0 \\ PC \leftarrow (PC) + 4 + rel? (\text{result}) \neq 0 \end{array}$ | _ | _            | _ | _ | _        | _ | DIR<br>INH<br>INH<br>IX1<br>IX<br>SP1               | 3B<br>4B<br>5B<br>6B<br>7B<br>9E6B               | dd rr<br>rr<br>rr<br>ff rr<br>rr<br>ff rr | 5<br>3<br>5<br>4<br>6                |
| DEC opr<br>DECA<br>DECX<br>DEC opr,X<br>DEC ,X<br>DEC opr,SP   | Decrement                        | $\begin{array}{c} M \leftarrow (M) - 1 \\ A \leftarrow (A) - 1 \\ X \leftarrow (X) - 1 \\ M \leftarrow (M) - 1 \\ M \leftarrow (M) - 1 \\ M \leftarrow (M) - 1 \end{array}$   | ţ | _            | _ | ‡ | <b>‡</b> | _ | DIR<br>INH<br>INH<br>IX1<br>IX<br>SP1               | 3A<br>4A<br>5A<br>6A<br>7A<br>9E6A               | dd<br>ff<br>ff                            | 4<br>1<br>1<br>4<br>3<br>5           |
| DIV  | Divide                           | A ← (H:A)/(X)<br>H ← Remainder  | _ | _            | _ | _ | ‡        | 1 | INH   | 52   |   | 7                                    |
| EOR #opr<br>EOR opr<br>EOR opr,<br>EOR opr,X<br>EOR opr,X<br>EOR,X<br>EOR opr,SP<br>EOR opr,SP       | Exclusive OR M with A            | $A \leftarrow (A \oplus M)$   | 0 | _            | _ | 1 | 1        | _ | IMM<br>DIR<br>EXT<br>IX2<br>IX1<br>IX<br>SP1<br>SP2 | A8<br>B8<br>C8<br>D8<br>E8<br>F8<br>9EE8         |   | 2<br>3<br>4<br>4<br>3<br>2<br>4<br>5 |
| INC opr<br>INCA<br>INCX<br>INC opr,X<br>INC ,X<br>INC opr,SP   | Increment                        | $\begin{array}{l} M \leftarrow (M) + 1 \\ A \leftarrow (A) + 1 \\ X \leftarrow (X) + 1 \\ M \leftarrow (M) + 1 \\ M \leftarrow (M) + 1 \\ M \leftarrow (M) + 1 \end{array}$   | Î | _            | _ | 1 | 1        | _ | DIR<br>INH<br>INH<br>IX1<br>IX<br>SP1               | 3C<br>4C<br>5C<br>6C<br>7C<br>9E6C               | dd<br>ff<br>ff                            | 4<br>1<br>1<br>4<br>3<br>5           |
| JMP opr<br>JMP opr<br>JMP opr,X<br>JMP opr,X<br>JMP ,X   | Jump                             | PC ← Jump Address   | _ | _            | _ | _ | -        | _ | DIR<br>EXT<br>IX2<br>IX1<br>IX                      | BC<br>CC<br>DC<br>EC<br>FC                       | dd<br>hh II<br>ee ff<br>ff                | 2<br>3<br>4<br>3<br>2                |
| JSR opr<br>JSR opr<br>JSR opr,X<br>JSR opr,X<br>JSR ,X   | Jump to Subroutine               | PC $\leftarrow$ (PC) + $n$ ( $n$ = 1, 2, or 3)<br>Push (PCL); SP $\leftarrow$ (SP) – 1<br>Push (PCH); SP $\leftarrow$ (SP) – 1<br>PC $\leftarrow$ Unconditional Address   | _ | _            | _ | _ | -        | _ | DIR<br>EXT<br>IX2<br>IX1<br>IX                      | BD<br>CD<br>DD<br>ED<br>FD                       | dd<br>hh II<br>ee ff<br>ff                | 4<br>5<br>6<br>5<br>4                |
| LDA #opr<br>LDA opr<br>LDA opr,X<br>LDA opr,X<br>LDA opr,X<br>LDA opr,SP<br>LDA opr,SP<br>LDA opr,SP | Load A from M                    | A ← (M)   | 0 | -            | _ | ‡ | ‡        | _ | IMM<br>DIR<br>EXT<br>IX2<br>IX1<br>IX<br>SP1<br>SP2 | A6<br>B6<br>C6<br>D6<br>E6<br>F6<br>9EE6<br>9ED6 |   | 2<br>3<br>4<br>4<br>3<br>2<br>4<br>5 |

Table 5. Instruction Set Summary (Sheet 5 of 7)

| Source<br>Form  | Operation                           | Description   |   |   |   | ec<br>CC |    |   | Address<br>Mode                                     | Opcode   | Operand                                   | les                                  |
|---|-------------------------------------|---|---|---|---|----------|----|---|---|--|---|--------------------------------------|
| 1 01111   |                                     |   | ٧ | Н | I | N        | Z  | С | Add   | op   | ď   | Cycles                               |
| LDHX #opr<br>LDHX opr   | Load H:X from M                     | H:X ← (M:M + 1)   | 0 | _ | - | ţ        | ţ  | _ | IMM<br>DIR  | 45<br>55   | ii jj<br>dd                               | 3 4                                  |
| LDX #opr<br>LDX opr<br>LDX opr<br>LDX opr,X<br>LDX opr,X<br>LDX opr,X<br>LDX opr,SP<br>LDX opr,SP | Load X from M                       | X ← (M)   | 0 | _ | _ | ‡        | ţ  | _ | IMM<br>DIR<br>EXT<br>IX2<br>IX1<br>IX<br>SP1<br>SP2 | AE<br>BE<br>CE<br>DE<br>EE<br>FE<br>9EEE<br>9EDE |   | 2<br>3<br>4<br>4<br>3<br>2<br>4<br>5 |
| LSL opr<br>LSLA<br>LSLX<br>LSL opr,X<br>LSL ,X<br>LSL opr,SP                                      | Logical Shift Left<br>(Same as ASL) | C ← 0 b0 b0   | ‡ | - | - | ţ        | ţ  | ‡ | DIR<br>INH<br>INH<br>IX1<br>IX<br>SP1               | 38<br>48<br>58<br>68<br>78<br>9E68               | dd<br>ff<br>ff                            | 4<br>1<br>1<br>4<br>3<br>5           |
| LSR opr<br>LSRA<br>LSRX<br>LSR opr,X<br>LSR ,X<br>LSR opr,SP                                      | Logical Shift Right                 | 0   | 1 | - | - | 0        | ţ  | ‡ | DIR<br>INH<br>INH<br>IX1<br>IX<br>SP1               | 34<br>44<br>54<br>64<br>74<br>9E64               | dd<br>ff<br>ff                            | 4<br>1<br>1<br>4<br>3<br>5           |
| MOV opr,opr<br>MOV opr,X+<br>MOV #opr,opr<br>MOV X+,opr   | Move                                | $(M)_{Destination} \leftarrow (M)_{Source}$ $H:X \leftarrow (H:X) + 1 (IX+D, DIX+)$   | 0 | _ | _ | 1        | 1  | _ | DD<br>DIX+<br>IMD<br>IX+D                           | 4E<br>5E<br>6E<br>7E                             | dd dd<br>dd<br>ii dd<br>dd                | 5<br>4<br>4<br>4                     |
| MUL   | Unsigned multiply                   | $X:A \leftarrow (X) \times (A)$   | _ | 0 | _ | -        | -  | 0 | INH   | 42   |   | 5                                    |
| NEG opr<br>NEGA<br>NEGX<br>NEG opr,X<br>NEG ,X<br>NEG opr,SP                                      | Negate (Two's Complement)           | $\begin{array}{l} M \leftarrow -(M) = \$00 - (M) \\ A \leftarrow -(A) = \$00 - (A) \\ X \leftarrow -(X) = \$00 - (X) \\ M \leftarrow -(M) = \$00 - (M) \\ M \leftarrow -(M) = \$00 - (M) \end{array}$ | 1 | - | - | 1        | 1  | 1 | DIR<br>INH<br>INH<br>IX1<br>IX<br>SP1               | 30<br>40<br>50<br>60<br>70<br>9E60               | dd<br>ff<br>ff                            | 4<br>1<br>1<br>4<br>3<br>5           |
| NOP   | No Operation                        | None  | _ | _ | _ | _        | -  | _ | INH   | 9D   |   | 1                                    |
| NSA   | Nibble Swap A                       | A ← (A[3:0]:A[7:4])   | - | - | - | _        | -  | - | INH   | 62   |   | 3                                    |
| ORA #opr<br>ORA opr<br>ORA opr<br>ORA opr,X<br>ORA opr,X<br>ORA,X<br>ORA opr,SP<br>ORA opr,SP     | Inclusive OR A and M                | A ← (A)   (M)   | 0 | - | - | ‡        | Į. | - | IMM<br>DIR<br>EXT<br>IX2<br>IX1<br>IX<br>SP1<br>SP2 | AA<br>BA<br>CA<br>DA<br>EA<br>FA<br>9EEA<br>9EDA | ii<br>dd<br>hh II<br>ee ff<br>ff<br>ee ff | 2<br>3<br>4<br>4<br>3<br>2<br>4<br>5 |
| PSHA  | Push A onto Stack                   | Push (A); SP ← (SP) – 1   | - | - | - | -        | -  | - | INH   | 87   |   | 2                                    |
| PSHH  | Push H onto Stack                   | Push (H); SP ← (SP) – 1   | _ | _ | _ | _        | _  | _ | INH   | 8B   |   | 2                                    |
| PSHX  | Push X onto Stack                   | Push (X); SP $\leftarrow$ (SP) – 1  | _ | _ | _ | _        | _  | _ | INH   | 89   |   | 2                                    |
| PULA  | Pull A from Stack                   | $SP \leftarrow (SP + 1); Pull (A)$  | _ | _ | _ | -        | _  | _ | INH   | 86   |   | 2                                    |
| PULH  | Pull H from Stack                   | SP ← (SP + 1); Pull (H)   | _ | _ | - | -        | _  | - | INH   | 8A   |   | 2                                    |
| PULX  | Pull X from Stack                   | $SP \leftarrow (SP + 1); Pull (X)$  | - | - | - | -        | -  | - | INH   | 88   |   | 2                                    |

Table 5. Instruction Set Summary (Sheet 6 of 7)

| Source<br>Form  |                                 |   |   |   |   | ec       |   |    | Address<br>Mode                                     | Opcode   | Operand                                   | Cycles                               |
|---|---------------------------------|---|---|---|---|----------|---|----|---|--|---|--------------------------------------|
| 1 01111   |                                 |   | ٧ | Н | I | N        | Z | С  | Add   | obc  | ď   | Š                                    |
| ROL opr<br>ROLA<br>ROLX<br>ROL opr,X<br>ROL ,X<br>ROL opr,SP                                  | Rotate Left through Carry       | b7 b0   | 1 | _ | _ | 1        | ‡ | 1  | DIR<br>INH<br>INH<br>IX1<br>IX<br>SP1               | 39<br>49<br>59<br>69<br>79<br>9E69               | dd<br>ff<br>ff                            | 4<br>1<br>1<br>4<br>3<br>5           |
| ROR opr<br>RORA<br>RORX<br>ROR opr,X<br>ROR ,X<br>ROR opr,SP                                  | Rotate Right through Carry      | b7 b0   | 1 | _ | _ | <b>‡</b> | 1 | Į. | DIR<br>INH<br>INH<br>IX1<br>IX<br>SP1               | 36<br>46<br>56<br>66<br>76<br>9E66               | dd<br>ff<br>ff                            | 4<br>1<br>1<br>4<br>3<br>5           |
| RSP   | Reset Stack Pointer             | $SP \leftarrow \$FF$  | _ | _ | _ | _        | _ | -  | INH   | 9C   |   | 1                                    |
| RTI   | Return from Interrupt           | $\begin{array}{l} SP \leftarrow (SP) + 1;  Pull  (CCR) \\ SP \leftarrow (SP) + 1;  Pull  (A) \\ SP \leftarrow (SP) + 1;  Pull  (X) \\ SP \leftarrow (SP) + 1;  Pull  (PCH) \\ SP \leftarrow (SP) + 1;  Pull  (PCL) \end{array}$ | 1 | 1 | 1 | 1        | ‡ | 1  | INH   | 80   |   | 7                                    |
| RTS   | Return from Subroutine          | $SP \leftarrow SP + 1$ ; Pull (PCH)<br>$SP \leftarrow SP + 1$ ; Pull (PCL)  | _ | - | - | -        | _ | -  | INH   | 81   |   | 4                                    |
| SBC #opr<br>SBC opr<br>SBC opr<br>SBC opr,X<br>SBC opr,X<br>SBC,X<br>SBC opr,SP<br>SBC opr,SP | Subtract with Carry             | $A \leftarrow (A) - (M) - (C)$  | 1 | _ | _ | 1        | 1 | ţ  | IMM<br>DIR<br>EXT<br>IX2<br>IX1<br>IX<br>SP1<br>SP2 | A2<br>B2<br>C2<br>D2<br>E2<br>F2<br>9EE2<br>9ED2 |   | 2<br>3<br>4<br>4<br>3<br>2<br>4<br>5 |
| SEC   | Set Carry Bit                   | C ← 1   | _ | _ | _ | _        | _ | 1  | INH   | 99   |   | 1                                    |
| SEI   | Set Interrupt Mask              | I ← 1   | - | _ | 1 | _        | - | _  | INH   | 9B   |   | 2                                    |
| STA opr<br>STA opr<br>STA opr,X<br>STA opr,X<br>STA ,X<br>STA opr,SP<br>STA opr,SP            | Store A in M                    | M ← (A)   | 0 | _ | _ | Î        | 1 | _  | DIR<br>EXT<br>IX2<br>IX1<br>IX<br>SP1<br>SP2        | B7<br>C7<br>D7<br>E7<br>F7<br>9EE7<br>9ED7       | dd<br>hh II<br>ee ff<br>ff<br>ee ff       | 3<br>4<br>4<br>3<br>2<br>4<br>5      |
| STHX opr  | Store H:X in M                  | (M:M + 1) ← (H:X)   | 0 | _ | - | 1        | 1 | _  | DIR   | 35   | dd  | 4                                    |
| STOP  | Enable IRQ Pin; Stop Oscillator | I ← 0; Stop Oscillator  | - | - | 0 | _        | - | -  | INH   | 8E   |   | 1                                    |
| STX opr<br>STX opr<br>STX opr,X<br>STX opr,X<br>STX ,X<br>STX opr,SP<br>STX opr,SP            | Store X in M                    | $M \leftarrow (X)$  | 0 | _ | _ | ‡        | ‡ | _  | DIR<br>EXT<br>IX2<br>IX1<br>IX<br>SP1<br>SP2        | BF<br>CF<br>DF<br>EF<br>FF<br>9EEF<br>9EDF       | dd<br>hh II<br>ee ff<br>ff<br>ff<br>ee ff | 3<br>4<br>4<br>3<br>2<br>4<br>5      |
| SUB #opr<br>SUB opr<br>SUB opr<br>SUB opr,X<br>SUB opr,X<br>SUB,X<br>SUB opr,SP<br>SUB opr,SP | Subtract                        | A ← (A) − (M)   | 1 | _ | _ | <b>‡</b> | ‡ | 1  | IMM<br>DIR<br>EXT<br>IX2<br>IX1<br>IX<br>SP1<br>SP2 | A0<br>B0<br>C0<br>D0<br>E0<br>F0<br>9EE0<br>9ED0 |   | 2<br>3<br>4<br>4<br>3<br>2<br>4<br>5 |

Table 5. Instruction Set Summary (Sheet 7 of 7)

| Source<br>Form   | Operation                 | Description  |   |       |   | ec<br>CC |   |   | Address<br>Mode                       | Opcode                             | Operand        | Cycles                     |
|--|---------------------------|--|---|-------|---|----------|---|---|---------------------------------------|------------------------------------|----------------|----------------------------|
| 1 01111  |                           | -  | ٧ | V H I |   | N        | Z | С | Add                                   | obc                                | obe            | Cyc                        |
| SWI  | Software Interrupt        | $\begin{array}{c} PC \leftarrow (PC) + 1;  Push  (PCL) \\ SP \leftarrow (SP) - 1;  Push  (PCH) \\ SP \leftarrow (SP) - 1;  Push  (X) \\ SP \leftarrow (SP) - 1;  Push  (A) \\ SP \leftarrow (SP) - 1;  Push  (CCR) \\ SP \leftarrow (SP) - 1;  l \leftarrow 1 \\ PCH \leftarrow  Interrupt  Vector  High  Byte \\ PCL \leftarrow  Interrupt  Vector  Low  Byte \\ \end{array}$ | _ | _     | 1 | _        | _ | _ | INH                                   | 83                                 |                | 9                          |
| TAP  | Transfer A to CCR         | CCR ← (A)  | 1 | 1     | ‡ | 1        | 1 | 1 | INH                                   | 84                                 |                | 2                          |
| TAX  | Transfer A to X           | X ← (A)  | _ | _     | _ | _        | - | _ | INH                                   | 97                                 |                | 1                          |
| TPA  | Transfer CCR to A         | A ← (CCR)  | _ | _     | _ | _        | - | _ | INH                                   | 85                                 |                | 1                          |
| TST opr<br>TSTA<br>TSTX<br>TST opr,X<br>TST ,X<br>TST opr,SP | Test for Negative or Zero | (A) – \$00 or (X) – \$00 or (M) – \$00   | 0 | _     | - | <b>‡</b> | ‡ | _ | DIR<br>INH<br>INH<br>IX1<br>IX<br>SP1 | 3D<br>4D<br>5D<br>6D<br>7D<br>9E6D | dd<br>ff<br>ff | 3<br>1<br>1<br>3<br>2<br>4 |
| TSX  | Transfer SP to H:X        | H:X ← (SP) + 1   | - | -     | - | -        | - | - | INH                                   | 95                                 |                | 2                          |
| TXA  | Transfer X to A           | A ← (X)  | - | -     | - | -        | - | - | INH                                   | 9F                                 |                | 1                          |
| TXS  | Transfer H:X to SP        | (SP) ← (H:X) – 1   | _ | _     | - | _        | - | - | INH                                   | 94                                 |                | 2                          |

| Α     | Accumulator   | n               | Any bit                                     |
|-------|---|-----------------|---|
| С     | Carry/borrow bit  | opr             | Operand (one or two bytes)                  |
| CCR   | Condition code register   | PC              | Program counter                             |
| dd    | Direct address of operand   | PCH             | Program counter high byte                   |
| dd rr | Direct address of operand and relative offset of branch instruction | PCL             | Program counter low byte                    |
| DD    | Direct to direct addressing mode                                    | REL             | Relative addressing mode                    |
| DIR   | Direct addressing mode  | rel             | Relative program counter offset byte        |
| DIX+  | Direct to indexed with post increment addressing mode               | rr              | Relative program counter offset byte        |
| ee ff | High and low bytes of offset in indexed, 16-bit offset addressing   | SP1             | Stack pointer, 8-bit offset addressing mode |
| EXT   | Extended addressing mode  | SP2             | Stack pointer 16-bit offset addressing mode |
| ff    | Offset byte in indexed, 8-bit offset addressing                     | SP              | Stack pointer                               |
| Н     | Half-carry bit  | U               | Undefined                                   |
| Н     | Index register high byte  | V               | Overflow bit                                |
| hh II | High and low bytes of operand address in extended addressing        | Χ               | Index register low byte                     |
| 1     | Interrupt mask  | Z               | Zero bit                                    |
| ii    | Immediate operand byte  | &               | Logical AND                                 |
| IMD   | Immediate source to direct destination addressing mode              |                 | Logical OR                                  |
| IMM   | Immediate addressing mode   | $\oplus$        | Logical EXCLUSIVE OR                        |
| INH   | Inherent addressing mode  | ()              | Contents of                                 |
| IX    | Indexed, no offset addressing mode                                  | <del>-</del> () | Negation (two's complement)                 |
| IX+   | Indexed, no offset, post increment addressing mode                  | #               | Immediate value                             |
| IX+D  | Indexed with post increment to direct addressing mode               | <b>«</b>        | Sign extend                                 |
| IX1   | Indexed, 8-bit offset addressing mode                               | $\leftarrow$    | Loaded with                                 |
| IX1+  | Indexed, 8-bit offset, post increment addressing mode               | ?               | If  |
| IX2   | Indexed, 16-bit offset addressing mode                              | :               | Concatenated with                           |
| M     | Memory location   | <b>‡</b>        | Set or cleared                              |
| N     | Negative bit  | _               | Not affected                                |

## Oscillator Module (OSC)

The oscillator has these four clock source options available:

- 1. Internal oscillator: An internally generated, fixed frequency clock, trimmable to  $\pm$  5% in steps of approximately 0.2%. This is the default option out of reset.
- 2. External oscillator: An external clock that can be driven directly into OSC1.
- 3. External RC: A built-in oscillator module (RC oscillator) that requires an external R connection only on one pin. The capacitor will be internal to the chip.
- 4. External crystal: A built-in oscillator module (XTAL oscillator) that requires an external crystal or ceramic-resonator on two pins.

## Internal to External Clock Switching

When external clock source (external OSC, RC, or XTAL) is desired, the user must perform the following steps:

- For External crystal circuits only, OSCOPT[1:0] = 1:1: To help precharge an external crystal oscillator, set PTA4 (OSC2) as an output and drive high for several cycles. Before writing OSCOPT[1:0], the crystal will see a sharp falling edge at startup.
- Set CONFIG2 bits OSCOPT[1:0] according to Table 7. The oscillator module control logic will then set OSC1 as an external clock input and, if the external crystal option is selected, OSC2 will also be set as the clock output.
- Create a software delay to wait the stabilization time needed for the selected clock source (crystal, resonator, RC) as recommended by the component manufacturer. A good rule of thumb for crystal oscillators is to wait 4096 cycles of the crystal frequency, i.e., for a 4-MHz crystal, wait approximately 1 msec.
- 4. After this delay has elapsed, the ECGON bit in the OSC status register (OSCSTAT) should be set by the user software.
- 5. After ECGON set is detected, the OSC module checks for oscillator activity by waiting two external clock rising edges.
- 6. The OSC module than switches to the external clock. Logic provides a glitch free transition.
- 7. The OSC module sets the ECGST bit in the OSCSTAT register and then stops the internal oscillator.

NOTE:

Once transition to the external clock is done, the internal oscillator will only be reactivated with reset. Clock does not switch back to internal if external clock stops.

MC68HC908QY/QT Family — Rev. 0.1

Data Sheet Summary




Figure 17. XTAL Oscillator External Connections




Figure 18. RC Oscillator External Connections

## Oscillator Status Register

The oscillator status register (OSCSTAT) contains the bits for switching from internal to external clock sources




Figure 19. Oscillator Status Register (OSCSTAT)

ECGON — External Clock Generator On Bit

1 = External clock generator enabled

ECGST — External Clock Status Bit

1 = An external clock source engaged

## Oscillator Trim Register (OSCTRIM)




Figure 20. Oscillator Trim Register (OSCTRIM)

#### TRIM7-TRIM0 — Internal Oscillator Trim Factor Bits

These read/write bits change the size of the internal capacitor used by the internal oscillator. By testing the frequency of the internal clock and adjusting this factor accordingly, the frequency of the internal clock can be fine tuned. Increasing (decreasing) this factor by one increases (decreases) the period by approximately 0.2% of the untrimmed period (the period for trim = \$80). The trimmed frequency is guaranteed not to vary by more than  $\pm 5\%$  over the full specified range of temperature and voltage. The reset value is \$80 which sets the frequency to 3.2 MHz  $\pm 25\%$  (bus rate).

A trim adjustment factor can be programmed into FLASH memory at TRIMLOC (\$FFC0). During the application initialization routine, this value can be read from TRIMLOC and be stored to OSCTRIM (\$0038) to fine tune the internal oscillator frequency.

## **Timer Interface Module (TIM)**

Features of the TIM include the following:

- Two input capture/output compare channels
  - Rising-edge, falling-edge, or any-edge input capture trigger
  - Set, clear, or toggle output compare action
- Buffered and unbuffered pulse width modulation (PWM) signal generation
- Programmable TIM clock input with 7-frequency internal bus clock prescaler selection
- Free-running or modulo up-count operation
- Optional toggle of any channel pin on overflow
- TIM counter stop and reset bits




Figure 21. TIM Block Diagram

### **PWM** Initialization

Recommended initialization procedure for unbuffered or buffered PWM signals.

- 1. In TSC:
  - a. Stop the TIM counter by setting TSTOP.
  - b. Reset the TIM counter and prescaler by setting TRST.
- 2. Write TMODH:TMODL to set the required PWM period.
- 3. Write TCHxH:TCHxL to set the required pulse width.
- 4. Write TIM channel x status and control register (TSCx) to select the desired function:
  - a. Write 0:1 (for unbuffered output compare or PWM signals) or 1:0 (for buffered output compare or PWM signals) to the mode select bits. MSxB:MSxA. See **Table 7**.
  - b. Write 1 to the toggle-on-overflow bit, TOVx.
  - c. Write 1:0 (to clear output on compare) or 1:1 (to set output on compare) to the edge/level select bits, ELSxB:ELSxA. The output action on compare must force the output to the complement of the pulse width level. See **Table 7**.
- 5. Clear TSTOP in the TIM status control register (TSC).

# TIM Status and Control Register




Figure 22. TIM Status and Control Register (TSC)

TOF — TIM Overflow Flag Bit

TOF is set when the TIM counter reaches the modulo value programmed in the TIM counter modulo registers. Clear TOF by reading the TIM status and control register when TOF is set and then writing a logic 0 to TOF.

1 = TIM counter has reached modulo value

TOIE — TIM Overflow Interrupt Enable Bit

1 = TIM overflow interrupts enabled

TSTOP — TIM Stop Bit

1 = TIM counter stopped

TRST — TIM Reset Bit

Setting this write-only bit resets the TIM counter and the TIM prescaler. TRST is cleared automatically after the TIM counter is reset and always reads as logic 0.

1 = Prescaler and TIM counter cleared

NOTE:

Setting the TSTOP and TRST bits simultaneously stops the TIM counter at a value of \$0000.

MC68HC908QY/QT Family — Rev. 0.1

Data Sheet Summary

PS[2:0] — Prescaler Select Bits

**Table 6. Prescaler Selection** 

| PS2 | PS1 | PS0 | TIM Clock Source        |
|-----|-----|-----|-------------------------|
| 0   | 0   | 0   | Internal bus clock ÷ 1  |
| 0   | 0   | 1   | Internal bus clock ÷ 2  |
| 0   | 1   | 0   | Internal bus clock ÷ 4  |
| 0   | 1   | 1   | Internal bus clock ÷ 8  |
| 1   | 0   | 0   | Internal bus clock ÷ 16 |
| 1   | 0   | 1   | Internal bus clock ÷ 32 |
| 1   | 1   | 0   | Internal bus clock ÷ 64 |
| 1   | 1   | 1   | Reserved                |

# TIM Counter Registers

The two read-only TIM counter registers contain the high and low bytes of the value in the TIM counter. Reading the high byte (TCNTH) latches the contents of the low byte (TCNTL) into a buffer. Subsequent reads of TCNTH do not affect the latched TCNTL value until TCNTL is read.




Figure 23. TIM Counter Registers (TCNTH:TCNTL)

### **TIM Counter Modulo Registers**

When the TIM counter reaches the modulo value, the overflow flag (TOF) becomes set, and the TIM counter resumes counting from \$0000 at the next timer clock. Writing to the high byte (TMODH) inhibits the TOF bit and overflow interrupts until the low byte (TMODL) is written.




Figure 24. TIM Counter Modulo Registers (TMODH:TMODL)

**Data Sheet Summary** 

MC68HC908QY/QT Family — Rev. 0.1

TIM Channel Status and Control Registers




Figure 25. TIM Channel Status and Control Registers (TSC0, TSC1)

CHxF — Channel x Flag Bit

When channel x is an input capture channel, CHxF is set when an active edge occurs on the channel x pin. When channel x is an output compare channel, CHxF is set when the value in the TIM counter registers matches the value in the TIM channel x registers.

Clear CHxF by reading the TIM channel x status and control register with CHxF set and then writing a logic 0 to CHxF.

1 = Input capture or output compare on channel x

CHxIE — Channel x Interrupt Enable Bit

1 = Channel x CPU interrupt requests enabled

MSxB, MSxA, ELSxB, and ELSxA

Table 7. Mode, Edge, and Level Selection

| MSxB | MSxA | ELSxB | ELSxA | Mode                       | Configuration                                     |
|------|------|-------|-------|----------------------------|---|
| Х    | 0    | 0     | 0     | Output preset              | Pin under port control; initial output level high |
| Х    | 1    | 0     | 0     | Output preset              | Pin under port control; initial output level low  |
| 0    | 0    | 0     | 1     |                            | Capture on rising edge only                       |
| 0    | 0    | 1     | 0     | Input capture              | Capture on falling edge only                      |
| 0    | 0    | 1     | 1     |                            | Capture on rising or falling edge                 |
| 0    | 1    | 0     | 1     | 0                          | Toggle output on compare                          |
| 0    | 1    | 1     | 0     | Output compare<br>or PWM   | Clear output on compare                           |
| 0    | 1    | 1     | 1     | OI I WIWI                  | Set output on compare                             |
| 1    | Х    | 0     | 1     | Buffered                   | Toggle output on compare                          |
| 1    | Х    | 1     | 0     | output                     | Clear output on compare                           |
| 1    | Х    | 1     | 1     | compare or<br>buffered PWM | Set output on compare                             |

TOVx — Toggle-On-Overflow Bit

1 =Channel x pin toggles on TIM counter overflow.

**NOTE:** 

When TOVx is set, a TIM counter overflow takes precedence over a channel x output compare if both occur at the same time.

### CHxMAX — Channel x Maximum Duty Cycle Bit

When the TOVx bit is at logic 1, setting the CHxMAX bit forces the duty cycle of buffered and unbuffered PWM signals to 100%. The CHxMAX bit takes effect in the cycle after it is set or cleared. The output stays at the 100% duty cycle level until the cycle after CHxMAX is cleared.




Figure 26. CHxMAX Latency

## TIM Channel Registers

In input capture mode (MSxB:MSxA = 0:0), reading the high byte of the TIM channel x registers (TCHxH) inhibits input captures until the low byte (TCHxL) is read.

In output compare mode (MSxB:MSxA  $\neq$  0:0), writing to the high byte of the TIM channel x registers (TCHxH) inhibits output compares until the low byte (TCHxL) is written.




Figure 27. TIM Channel Registers (TCH0H:L, TCH1H:L)

## **Analog-to-Digital Converter (ADC)**

The ADC is an 8-bit, 4-channel analog-to-digital converter. The ADC module is only available on the MC68HC908QY2, MC68HC908QT2, MC68HC908QY4, and MC68HC908QT4.

Features of the ADC module include:

- 4 channels with multiplexed input
- Linear successive approximation with monotonicity
- 8-bit resolution
- Single or continuous conversion
- Conversion complete flag or conversion complete interrupt
- Selectable ADC clock




Figure 28. ADC Block Diagram

### **Conversion Time**

Number of Bus Cycles = Conversion Time  $\times$  Bus Frequency

## **ADC Status and Control Register**




Figure 29. ADC Status and Control Register (ADSCR)

COCO — Conversions Complete Bit

When the AIEN bit is a logic 0, the COCO is a read-only bit which is set each time a conversion is completed. This bit is cleared whenever ADSCR is written or whenever the ADR is read.

When the AIEN bit is a logic 1 (CPU interrupt enabled), COCO will always be logic 0 when read.

1 = Conversion completed (AIEN = 0)

AIEN — ADC Interrupt Enable Bit

1 = ADC interrupt enabled

ADCO — ADC Continuous Conversion Bit

1 = Continuous ADC conversion

0 = Single ADC conversion

CH[4:0] — ADC Channel Select Bits

**NOTE:** Startup from the ADC power off state requires one conversion cycle to stabilize.

CH4 **CH3** CH<sub>2</sub> CH1 CH<sub>0</sub> **ADC Channel Input Select** 0 0 0 0 0 AD0 PTA0 0 0 0 0 1 AD1 PTA1 0 0 1 0 AD2 PTA4 0 0 0 0 1 PTA5 1 AD3 0 0 0 1 0 Unused<sup>(1)</sup> 1 0 1 0 1 Reserved 1 0 1 1 1 0 Unused 1 1 0  $V_{DDA}^{(2)}$ 1 1 1 0 1  $V_{SSA}^{(2)}$ 1 1 1 1 0 1 1 1 1 1 ADC power off

**Table 8. MUX Channel Select** 

<sup>1.</sup> If any unused channels are selected, the resulting ADC conversion will be unknown.

<sup>2.</sup> The voltage levels supplied from internal reference nodes, as specified in the table, are used to verify the operation of the ADC converter both in production test and for user applications.

### **ADC Data Register**

This register is updated each time an ADC conversion completes.

| \$003E | Bit 7 | 6   | 5   | 4           | 3             | 2   | 1   | Bit 0 |
|--------|-------|-----|-----|-------------|---------------|-----|-----|-------|
|        | AD7   | AD6 | AD5 | AD4         | AD3           | AD2 | AD1 | AD0   |
| Reset: |       |     |     | Indetermina | te after rese |     |     |       |

Figure 30. ADC Data Register (ADR)

### ADC Input Clock Register




Figure 31. ADC Input Clock Register (ADICLK)

ADIV2-ADIV0 — ADC Clock Prescaler Bits

**Table 9. ADC Clock Divide Ratio** 

| ADIV2 | ADIV1 | ADIV0 | ADC Clock Rate |
|-------|-------|-------|----------------|
| 0     | 0     | 0     | Bus clock ÷ 1  |
| 0     | 0     | 1     | Bus clock ÷ 2  |
| 0     | 1     | 0     | Bus clock ÷ 4  |
| 0     | 1     | 1     | Bus clock ÷ 8  |
| 1     | Х     | Х     | Bus clock ÷ 16 |

X = don't care

### Input/Output (I/O) Ports

#### Port A

Port A is an 6-bit special function port that shares all six of its pins with the keyboard interrupt (KBI) module. Each port A pin also has a software configurable pullup device if the corresponding port pin is configured as a general-purpose input port, a KBI input, or the IRQ input. PTA3 has a fixed pullup device when configured as RST.

**NOTE:** PTA2 is input only.

### Port A Data Register




Figure 32. Port A Data Register (PTA)

MC68HC908QY/QT Family — Rev. 0.1

**Data Sheet Summary** 

### PTA[5:0] — Port A Data Bits

These read/write bits are software programmable. Data direction of each port A pin is under the control of the corresponding bit in data direction register A (PTA2 is input only). Reset has no effect on port A data.

### AWUL — Auto Wakeup Latch Data Bit

This is a read-only bit which has the value of the auto wakeup interrupt request latch. The wakeup request signal is generated internally.

## Data Direction Register A




Figure 33. Data Direction Register A (DDRA)

### DDRA[5:0] — Data Direction Register A Bits

- 1 = Corresponding port A pin configured as output
- 0 = Corresponding port A pin configured as input

## Port A Input Pullup Enable Register



Figure 34. Port A Input Pullup Enable Register (PTAPUE)

### OSC2EN — Enable Clock Output on OSC2 Pin

This read/write bit configures the OSC2 pin function as a reference frequency output when internal oscillator or RC oscillator option is selected. This bit has no effect for the XTAL oscillator or external oscillator options.

1 = OSC2 pin outputs the internal or RC oscillator clock (BUSCLKX4)

### PTAPUE[5:0] — Port A Input Pullup Enable Bits

1 = Corresponding port A pin configured to have internal pull if its DDRA bit is set to 0 and no alternate function such as KBI, IRQ, or timer controls the pin.

#### Port B

Port B is an 8-bit general purpose I/O port. Port B is only available on the MC68HC908QY1, MC68HC908QY2, and MC68HC908QY4.

#### Port B Data Register



Figure 35. Port B Data Register (PTB)

PTB[7:0] — Port B Data Bits

These read/write bits are software programmable. Data direction of each port B pin is under the control of the corresponding bit in data direction register B. Reset has no effect on port B data.

# Data Direction Register B




Figure 36. Data Direction Register B (DDRB)

DDRB[7:0] — Data Direction Register B Bits

- 1 = Corresponding port B pin configured as output
- 0 = Corresponding port B pin configured as input

# Port B Input Pullup Enable Register




Figure 37. Port B Input Pullup Enable Register (PTBPUE)

PTBPUE[7:0] — Port B Input Pullup Enable Bits


These read/write bits are software programmable to enable pullup devices on port B pins

1 = Corresponding port B pin configured to have internal pull if its DDRB bit is set to 0

# **Keyboard Interrupt Module (KBI)**

Features of the keyboard interrupt module include:

- Six keyboard interrupt pins with separate keyboard interrupt enable bits and one keyboard interrupt mask
- Pullup device if input pin is configured as a keyboard interrupt input
- Programmable edge-only or edge and level interrupt sensitivity
- Exit from low-power modes



1. For AWUGEN logic refer to Figure 41.

Figure 38. Keyboard Interrupt Block Diagram

# **Keyboard Status** and Control Register




Figure 39. Keyboard Status and Control Register (KBSCR)

KEYF — Keyboard Flag Bit

1 = Keyboard interrupt pending

ACKK — Keyboard Acknowledge Bit

Writing a logic 1 to this write-only bit clears the keyboard interrupt request on port A and auto wakeup logic. ACKK always reads as logic 0.

IMASKK— Keyboard Interrupt Mask Bit

1 = Keyboard interrupt requests masked (disabled)

MODEK — Keyboard Triggering Sensitivity Bit

1 = Keyboard interrupt requests on falling edges and low levels

0 = Keyboard interrupt requests on falling edges only

## Keyboard Interrupt Enable Register




Figure 40. Keyboard Interrupt Enable Register (KBIER)

KBIE5–KBIE0 — Port A Keyboard Interrupt Enable Bits 1 = KBIx pin enabled as keyboard interrupt pin

NOTE:

AWUIE bit is not used in conjunction with the keyboard interrupt feature. To see a description of this bit, see Auto Wakeup Module (AWU).

## **Auto Wakeup Module (AWU)**

Features of the auto wakeup module include:

- One internal interrupt with separate interrupt enable bit, sharing the same keyboard interrupt vector and keyboard interrupt mask bit.
- Exit from low-power stop mode without external signals.
- Selectable timeout periods of 16 milliseconds or 512 milliseconds.
- Dedicated low power internal oscillator separate from the main system clock sources.




Figure 41. Auto Wakeup Interrupt Request Generation Logic

**NOTE:** The typical values of the periodic wake-up request are (at room temperature):

- COPRS = 0: 650 ms @ 5 V, 950 ms @ 3 V
- COPRS = 1: 16 ms @ 5 V, 23 ms @ 3 V

# Input/Output Registers

The AWU shares registers with the keyboard interrupt (KBI) module and the port A I/O module. The following I/O registers control and monitor operation of the AWU:

- Port A data register (PTA)
- Keyboard interrupt status and control register (KBSCR)
- Keyboard interrupt enable register (KBIER)

### Port A Data Register




Figure 42. Port A Data Register (PTA)

**Data Sheet Summary** 

MC68HC908QY/QT Family — Rev. 0.1

## AWUL — Auto Wake-Up Latch

This is a read-only bit which has the value of the auto wake-up interrupt request latch. The wake-up request signal is generated internally. There is no PTA6 port or any of the associated bits such as PTA6 data direction or pullup bits.

1 = Auto wake-up interrupt request is pending

#### NOTE:

PTA5–PTA0 bits are not used in conjuction with the auto wake-up feature. To see a description of these bits, see Port A Data Register.

# Keyboard Status and Control Register




Figure 43. Keyboard Status and Control Register (KBSCR)

KEYF — Keyboard Flag Bit

1 = Keyboard interrupt pending

ACKK — Keyboard Acknowledge Bit

Writing a logic 1 to this write-only bit clears the keyboard interrupt request on port A and auto wakeup logic. ACKK always reads as logic 0.

IMASKK— Keyboard Interrupt Mask Bit

1 = Keyboard interrupt requests masked (disabled)

### **NOTE:**

MODEK is not used in conjuction with the auto wake-up feature. To see a description of this bit, see **Keyboard Interrupt Module (KBI)**.

## Keyboard Interrupt Enable Register




Figure 44. Keyboard Interrupt Enable Register (KBIER)

AWUIE — Auto Wakeup Interrupt Enable Bit

This read/write bit enables the auto wake-up interrupt input to latch interrupt requests. Reset clears AWUIE.

1 = Auto wakeup enabled as interrupt input

#### NOTE:

KBIE5–KBIE0 bits are not used in conjuction with the auto wake-up feature. To see a description of these bits, see **Keyboard Interrupt Module (KBI)**.

## **Break Module**

This section describes the breakpoint module which works in conjunction with third-party development software to allow development of debugging of application systems.

# Break Status and Control Register




Figure 45. Break Status and Control Register (BRKSCR)

BRKE — Break Enable Bit

This read/write bit enables breaks on break address register matches.

- 1 = Breaks enabled on 16-bit address match
- 0 = Breaks disabled

BRKA — Break Active Bit

This read/write status and control bit is set when a break address match occurs. Writing a logic 1 to BRKA generates a break interrupt. Clear BRKA by writing a logic 0 to it before exiting the break routine.

1 = Break address match

## Break Address Registers

The break address registers (BRKH and BRKL) contain the high and low bytes of the desired breakpoint address.




Figure 46. Break Address Register High (BRKH)




Figure 47. Break Address Register Low (BRKL)

# Break Auxiliary Register

The break auxiliary register (BRKAR) contains a bit that enables software to disable the COP while the MCU is in a state of break interrupt with monitor mode.




Figure 48. Break Auxiliary Register (BRKAR)

BDCOP — Break Disable COP Bit

1 = COP disabled during break interrupt

# Break Flag Control Register

The break control register (BFCR) contains a bit that enables software to clear status bits while the MCU is in a break state.




Figure 49. Break Flag Control Register (BFCR)

BCFE — Break Clear Flag Enable Bit

This read/write bit enables software to clear status bits by accessing status registers while the MCU is in a break state. To clear status bits during the break state, the BCFE bit must be set.

- 1 = Status bits clearable during break
- 0 = Status bits not clearable during break

# Break Status Register

The break status register (BSR) is reserved for use in supporting third party emulation systems.




Figure 50. Break Status Register (BSR)

## **Condensed Electrical Characteristics**

For more detailed information refer to the *MC68HC908QY4 Data Sheet* (Motorola document order number MC68HC908QY4/D).

### 5-Volt DC Electrical Characteristics

| Characteristic <sup>(1)</sup>  | Symbol             | Min                   | Typ <sup>(2)</sup> | Max            | Unit           |
|--|--------------------|-----------------------|--------------------|----------------|----------------|
| $V_{DD}$ supply current<br>Run, $f_{OP} = 4 \text{ MHz}^{(3)}$<br>Wait <sup>(4)</sup><br>Stop <sup>(5)</sup> , -40°C to 85°C | I <sub>DD</sub>    | _<br>_<br>_           | 7<br>5<br>1        | 10<br>5.5<br>5 | mA<br>mA<br>μA |
| POR rearm voltage <sup>(6)</sup>   | $V_{POR}$          | 0                     | _                  | 100            | mV             |
| POR rise time ramp rate <sup>(7)</sup>   | R <sub>POR</sub>   | 0.035                 | _                  | _              | V/ms           |
| Monitor mode entry voltage   | $V_{DD} + V_{HI}$  | V <sub>DD</sub> + 2.5 | _                  | 9.1            | V              |
| Pullup resistors <sup>(8)</sup> RST, IRQ, PTA0–PTA5, PTB0–PTB7   | R <sub>PU</sub>    | 16                    | 26                 | 36             | kΩ             |
| Low-voltage inhibit reset, trip falling voltage  | $V_{TRIPF}$        | 3.90                  | 4.20               | 4.50           | V              |
| Low-voltage inhibit reset, trip rising voltage   | V <sub>TRIPR</sub> | 4.00                  | 4.30               | 4.60           | V              |
| Low-voltage inhibit reset/recover hysteresis   | V <sub>HYS</sub>   | _                     | 100                | _              | mV             |

- 1.  $V_{DD}$  = 4.5 to 5.5 Vdc,  $V_{SS}$  = 0 Vdc,  $T_A$  =  $T_L$  to  $T_H$ , unless otherwise noted.
- 2. Typical values reflect average measurements at midpoint of voltage range, 25°C only.
- 3. Run (operating) I<sub>DD</sub> measured using external square wave clock source. All inputs 0.2 V from rail. No dc loads. Less than 100 pF on all outputs. All ports configured as inputs. Measured with all modules enabled.
- 4. Wait I<sub>DD</sub> measured using external square wave clock source (f<sub>OP</sub> = 4MHz); all inputs 0.2 V from rail; no dc loads; less than 100 pF on all outputs. All ports configured as inputs.
- 5. All ports configured as inputs. All ports driven 0.2 V or less from rail. No dc loads. On the 8-pin versions, port B is configured as inputs with pullups enabled.
- 6. Maximum is highest voltage that POR is guaranteed.
- 7. If minimum  $V_{DD}$  is not reached before the internal POR reset is released,  $\overline{RST}$  must be driven low externally until minimum  $V_{DD}$  is reached.
- 8.  $R_{PU1}$  and  $R_{PU2}$  are measured at  $V_{DD} = 5.0 \text{ V}$ .

## 5-Volt Control Timing

| Characteristic <sup>(1)</sup>               | Symbol           | Min | Max | Unit |
|---|------------------|-----|-----|------|
| Internal operating frequency <sup>(2)</sup> | f <sub>OP</sub>  | _   | 8   | MHz  |
| RST input pulse width low <sup>(3)</sup>    | t <sub>IRL</sub> | 750 | _   | ns   |

- 1.  $V_{DD}$  = 4.5 to 5.5 Vdc,  $V_{SS}$  = 0 Vdc,  $T_A$  =  $T_L$  to  $T_H$ ; timing shown with respect to 20%  $V_{DD}$  and 70%  $V_{SS}$ , unless otherwise noted.
- 2. Some modules may require a minimum frequency greater than dc for proper operation; see appropriate table for this information.
- 3. Minimum pulse width reset is guaranteed to be recognized. It is possible for a smaller pulse width to cause a reset.

**Data Sheet Summary** 

MC68HC908QY/QT Family — Rev. 0.1

## **5-Volt Oscillator Characteristics**

| Characteristic                                    | Symbol               | Min | Тур  | Max | Unit |
|---|----------------------|-----|------|-----|------|
| Internal oscillator frequency                     | f <sub>INTCLK</sub>  |     | 12.8 | _   | MHz  |
| Crystal frequency, XTALCLK                        | f <sub>OSCXCLK</sub> | 8   | _    | 16  | MHz  |
| RC oscillator frequency, RCCLK                    | f <sub>RCCLK</sub>   | 2   | _    | 12  | MHz  |
| External clock reference frequency <sup>(1)</sup> | f <sub>OSCXCLK</sub> | dc  | _    | 16  | MHz  |

<sup>1.</sup> No more than 10% duty cycle deviation from 50%.




Figure 51. RC versus Frequency (5 Volts @ 25°C)

#### 3-Volt DC Electrical Characteristics

| Characteristic <sup>(1)</sup>  | Symbol             | Min                   | Typ <sup>(2)</sup> | Max                   | Unit           |
|--|--------------------|-----------------------|--------------------|-----------------------|----------------|
| $V_{DD}$ supply current<br>Run, $f_{OP} = 2 \text{ MHz}^{(3)}$<br>Wait, $f_{OP} = 2 \text{ MHz}^{(4)}$<br>Stop <sup>(5)</sup> ,-40°C to 85°C | I <sub>DD</sub>    | 111                   | 5<br>1<br>1        | 8<br>2.5<br>5         | mA<br>mA<br>μA |
| POR rearm voltage <sup>(6)</sup>   | V <sub>POR</sub>   | 0                     | _                  | 100                   | mV             |
| POR rise time ramp rate <sup>(7)</sup>   | R <sub>POR</sub>   | 0.035                 | _                  | _                     | V/ms           |
| Monitor mode entry voltage   | $V_{DD}+V_{HI}$    | V <sub>DD</sub> + 2.5 | _                  | V <sub>DD</sub> + 4.0 | V              |
| Pullup resistors <sup>(8)</sup> RST, IRQ, PTA0–PTA5, PTB0–PTB7   | R <sub>PU</sub>    | 16                    | 26                 | 36                    | kΩ             |
| Low-voltage inhibit reset, trip falling voltage  | V <sub>TRIPF</sub> | 2.40                  | 2.55               | 2.70                  | V              |
| Low-voltage inhibit reset, trip rising voltage   | V <sub>TRIPR</sub> | 2.50                  | 2.65               | 2.80                  | V              |
| Low-voltage inhibit reset/recover hysteresis   | V <sub>HYS</sub>   | _                     | 60                 | _                     | mV             |

- 1.  $V_{DD}$  = 2.7 to 3.3 Vdc,  $V_{SS}$  = 0 Vdc,  $T_A$  =  $T_L$  to  $T_H$ , unless otherwise noted.
- 2. Typical values reflect average measurements at midpoint of voltage range, 25°C only.
- 3. Run (operating)  $I_{DD}$  measured using external square wave clock source. All inputs 0.2 V from rail. No dc loads. Less than 100 pF on all outputs.  $C_L$  = 20 pF on OSC2. All ports configured as inputs. OSC2 capacitance linearly affects run  $I_{DD}$ . Measured with all modules enabled.
- 4. Wait  $I_{DD}$  measured using external square wave clock source ( $f_{OP} = 4$  MHz); all inputs 0.2 V from rail; no dc loads; less than 100 pF on all outputs.  $C_L = 20$  pF on OSC2; all ports configured as inputs; OSC2 capacitance linearly affects wait  $I_{DD}$ .
- 5. All ports configured as inputs. All ports driven 0.2 V or less from rail. No dc loads. On the 8-pin versions, port B is configured as inputs with pullups enabled.
- 6. Maximum is highest voltage that POR is guaranteed.
- 7. If minimum V<sub>DD</sub> is not reached before the internal POR reset is released, RST must be driven low externally until minimum V<sub>DD</sub> is reached.
- 8.  $R_{PU1}$  and  $R_{PU2}$  are measured at  $V_{DD} = 5.0 \text{ V}$

### 3-Volt Control Timing

| Characteristic <sup>(1)</sup>               | Symbol           | Min | Max | Unit |
|---|------------------|-----|-----|------|
| Internal operating frequency <sup>(2)</sup> | f <sub>OP</sub>  | _   | 4   | MHz  |
| RST input pulse width low <sup>(3)</sup>    | t <sub>IRL</sub> | 1.5 | _   | μS   |

- 1.  $V_{DD}$  = 2.7 to 3.3 Vdc,  $V_{SS}$  = 0 Vdc,  $T_A$  =  $T_L$  to  $T_H$ ; timing shown with respect to 20%  $V_{DD}$  and 70%  $V_{DD}$ , unless otherwise noted.
- 2. Some modules may require a minimum frequency greater than dc for proper operation; see appropriate table for this information.
- 3. Minimum pulse width reset is guaranteed to be recognized. It is possible for a smaller pulse width to cause a reset.

## **3-Volt Oscillator Characteristics**

| Characteristic                                    | Symbol               | Min | Тур  | Max | Unit |
|---|----------------------|-----|------|-----|------|
| Internal oscillator frequency                     | f <sub>INTCLK</sub>  |     | 12.8 | _   | MHz  |
| Crystal frequency, XTALCLK                        | f <sub>OSCXCLK</sub> | 1   | _    | 16  | MHz  |
| RC oscillator frequency, RCCLK                    | f <sub>RCCLK</sub>   | 2   | _    | 12  | MHz  |
| External clock reference frequency <sup>(1)</sup> | f <sub>OSCXCLK</sub> | dc  | _    | 16  | MHz  |

<sup>1.</sup> No more than 10% duty cycle deviation from 50%




Figure 52. RC versus Frequency (3 Volts @ 25°C)

# **Typical Supply Currents**




Figure 53. Typical Operating  $I_{DD}$ , with All Modules Turned On (25°C)




Figure 54. Typical Wait Mode I<sub>DD</sub>, with ADC Turned On (25°C)

# **Analog-to-Digital Converter Characteristics**

| Characteristic                    | Symbol            | Min                           | Max                           | Unit                     | Comments  |
|-----------------------------------|-------------------|-------------------------------|-------------------------------|--------------------------|---|
| Supply voltage                    | V <sub>DDAD</sub> | 2.7<br>(V <sub>DD</sub> min.) | 5.5<br>(V <sub>DD</sub> max.) | V                        | _   |
| Input voltages                    | V <sub>ADIN</sub> | $V_{SS}$                      | $V_{DD}$                      | V                        | _   |
| Resolution                        | B <sub>AD</sub>   | 8                             | 8                             | Bits                     | _   |
| Absolute accuracy                 | A <sub>AD</sub>   | ± 0.5                         | ± 1.5                         | LSB                      | Includes quantization   |
| ADC internal clock                | f <sub>ADIC</sub> | 0.5                           | 1.048                         | MHz                      | t <sub>ADIC</sub> = 1/f <sub>ADIC</sub> ,<br>tested only at 1 MHz |
| Conversion range                  | R <sub>AD</sub>   | $V_{SS}$                      | $V_{DD}$                      | V                        | _   |
| Power-up time                     | t <sub>ADPU</sub> | 16                            | _                             | t <sub>ADIC</sub> cycles | $t_{ADIC} = 1/f_{ADIC}$   |
| Conversion time                   | t <sub>ADC</sub>  | 16                            | 17                            | t <sub>ADIC</sub> cycles | $t_{ADIC} = 1/f_{ADIC}$   |
| Sample time <sup>(1)</sup>        | t <sub>ADS</sub>  | 5                             | _                             | t <sub>ADIC</sub> cycles | $t_{ADIC} = 1/f_{ADIC}$   |
| Zero input reading <sup>(2)</sup> | Z <sub>ADI</sub>  | 00                            | 01                            | Hex                      | V <sub>IN</sub> = V <sub>SS</sub>                                 |
| Full-scale reading <sup>(3)</sup> | F <sub>ADI</sub>  | FE                            | FF                            | Hex                      | $V_{IN} = V_{DD}$   |
| Input capacitance                 | C <sub>ADI</sub>  | _                             | 8                             | pF                       | Not tested  |
| Input leakage <sup>(3)</sup>      | _                 | _                             | ± 1                           | μΑ                       | _   |

<sup>1.</sup> Source impedances greater than 10 k $\Omega$  may adversely affect internal RC charging time during input sampling.

<sup>2.</sup> Zero-input/full-scale reading requires sufficient decoupling measures for accurate conversions.

<sup>3.</sup> The external system error caused by input leakage current is approximately equal to the product of R source and input current.

## **Memory Characteristics**

| Characteristic                                 | Symbol                             | Min    | Max | Unit   |
|--|------------------------------------|--------|-----|--------|
| RAM data retention voltage                     | $V_{RDR}$                          | 1.3    | _   | V      |
| FLASH program bus clock frequency              | _                                  | 1      | _   | MHz    |
| FLASH read bus clock frequency                 | f <sub>Read</sub> <sup>(1)</sup>   | 0      | 8M  | Hz     |
| FLASH page erase time <1 K cycles <10 K cycles | t <sub>Erase</sub> <sup>(2)</sup>  | 1<br>4 | _   | ms     |
| FLASH mass erase time                          | t <sub>MErase</sub> <sup>(3)</sup> | 4      | _   | ms     |
| FLASH PGM/ERASE to HVEN set up time            | t <sub>NVS</sub>                   | 10     | _   | μS     |
| FLASH high-voltage hold time                   | t <sub>NVH</sub>                   | 5      | _   | μS     |
| FLASH high-voltage hold time (mass erase)      | t <sub>NVHL</sub>                  | 100    | _   | μS     |
| FLASH program hold time                        | t <sub>PGS</sub>                   | 5      | _   | μS     |
| FLASH program time                             | t <sub>PROG</sub>                  | 30     | 40  | μS     |
| FLASH return to read time                      | t <sub>RCV</sub> <sup>(4)</sup>    | 1      | _   | μS     |
| FLASH cumulative program hv period             | t <sub>HV</sub> <sup>(5)</sup>     | _      | 4   | ms     |
| FLASH row erase endurance <sup>(6)</sup>       | _                                  | 10 k   | _   | Cycles |
| FLASH row program endurance <sup>(7)</sup>     | _                                  | 10 k   | _   | Cycles |
| FLASH data retention time <sup>(8)</sup>       | _                                  | 10     | _   | Years  |

- 1.  $f_{\mbox{\scriptsize Read}}$  is defined as the frequency range for which the FLASH memory can be read.
- 2. If the page erase time is longer than t<sub>Erase</sub> (Min), there is no erase disturb, but it reduces the endurance of the FLASH memory.
- If the mass erase time is longer than t<sub>MErase</sub> (Min), there is no erase disturb, but it reduces the endurance of the FLASH memory.
- 4. t<sub>RCV</sub> is defined as the time it needs before the FLASH can be read after turning off the high voltage charge pump, by clearing HVEN to logic 0.
- 5. t<sub>HV</sub> is defined as the cumulative high voltage programming time to the same row before next erase.
- t<sub>HV</sub> must satisfy this condition: t<sub>NVS</sub> + t<sub>NVH</sub> + t<sub>PGS</sub> + (t<sub>PROG</sub> x 32) ≤ t<sub>HV</sub> maximum.

  6. The minimum row endurance value specifies each row of the FLASH memory is guaranteed to work for at least this many erase/program cycles.
- 7. The minimum row endurance value specifies each row of the FLASH memory is guaranteed to work for at least this many erase/program cycles.
- 8. The FLASH is guaranteed to retain data over the entire operating temperature range for at least the minimum time specified.

# **Revision History**

| Date               | Revision<br>Level  | Description   | Page<br>Number(s) |
|--------------------|--|---|-------------------|
| September,<br>2002 | N/A  | Initial release   | N/A               |
|                    |  | Table 1. MC Order Numbers — Added ordering information for 8-pin dual flat no lead (DFN) package.   | 1                 |
|                    |  | Features — Added 8-pin DFN package.   | 3                 |
| December,          |  | Figure 2. MCU Pin Assignments — Figure updated to include DFN packages.   | 5                 |
|                    | memory.  Figure 4. Control, Status, and Data Registers — Corredefinitions for Port A Data Register (PTA) and Data Directi (DDRA).  SIM Reset Status Register — Clarified description of ILA Figure 32. Port A Data Register (PTA) — Corrected bit of PTA7. | Figure 3. Memory Map — Clarified illegal address and unimplemented memory.  | 7                 |
|                    |  | <b>Figure 4. Control, Status, and Data Registers</b> — Corrected bit definitions for Port A Data Register (PTA) and Data Direction Register A (DDRA). | 8                 |
| 2002               |  | SIM Reset Status Register — Clarified description of ILAD bit.  | 16                |
|                    |  | Figure 32. Port A Data Register (PTA) — Corrected bit definition for PTA7.  | 35                |
|                    |  | Figure 33. Data Direction Register A (DDRA) — Corrected bit definitions for DDRA7 and DDRA6.  | 36                |
|                    |  | Keyboard Interrupt Module (KBI) — Section reworked to remove reference to auto wakeup module.   | 38                |
|                    |  | Auto Wakeup Module (AWU) — Added description of AWU module.   | 39                |
|                    |  | Condensed Electrical Characteristics — Section updated.   | 44                |

#### MC68HC908QY4SM/D

#### **HOW TO REACH US:**

#### **USA/EUROPE/LOCATIONS NOT LISTED:**

Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado 80217 1-303-675-2140 or 1-800-441-2447

#### JAPAN:

Motorola Japan Ltd.; SPS, Technical Information Center, 3-20-1, Minami-Azabu Minato-ku, Tokyo 106-8573 Japan 81-3-3440-3569

#### ASIA/PACIFIC:

Motorola Semiconductors H.K. Ltd.; Silicon Harbour Centre, 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong 852-26668334

#### **TECHNICAL INFORMATION CENTER:**

1-800-521-6274

HOME PAGE:

http://motorola.com/semiconductors

Information in this document is provided solely to enable system and software implementers to use Motorola products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part.



Motorola and the Stylized M Logo are registered in the U.S. Patent and Trademark Office. digital dna is a trademark of Motorola, Inc. All other product or service names are the property of their respective owners. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

© Motorola, Inc. 2002