## 12-Bit DACs with 32-Channel Sample-and-Hold Outputs


#### Abstract

General Description The MAX5331/MAX5332/MAX5333 are 12-bit digital-toanalog converters (DACs) with 32 sample-and-hold (SHA) outputs for applications where a high number of programmable voltages are required. These devices include a clock oscillator and a sequencer that updates the DAC with codes from an internal SRAM. No external components are required to set offset and gain. The MAX5331/MAX5332/MAX5333 feature a -4.5 V to +9.2 V output voltage range. Other features include a $3.2 \mathrm{mV} /$ step resolution, with output linearity error, typically $0.03 \%$ of full-scale range (FSR). The 100 kHz refresh rate updates each SHA every $320 \mu s$, resulting in negligible output droop. Remote ground sensing allows the outputs to be referenced to the local ground of a separate device. These devices are controlled through a 20 MHz SPITM/QSPITM/MICROWIRE ${ }^{\text {TM }}$-compatible 3-wire serial interface. Immediate update mode allows any channel's output to be updated within $20 \mu \mathrm{~s}$. Burst mode allows multiple values to be loaded into memory in a single, high-speed data burst. All channels are updated within $330 \mu s$ of data being loaded. Each device features an output clamp and output resistors for filtering. The MAX5331 features a $50 \Omega$ output impedance and is capable of driving up to 250 pF of output capacitance. The MAX5332 features a $500 \Omega$ output impedance and is capable of driving up to 10 nF of output capacitance. The MAX5333 features a $1 \mathrm{k} \Omega$ output impedance and is capable of driving up to 10 nF of output capacitance. The MAX5331/MAX5332/MAX5333 are available in 12mm $\times 12 \mathrm{~mm}$, 64 -pin TQFP and $10 \mathrm{~mm} \times 10 \mathrm{~mm}$, 68 -pin thin QFN packages.


## Applications

MEMS Mirror Servo Control Industrial Process Control
Automatic Test Equipment Instrumentation

SPI and QSPI are trademarks of Motorola, Inc
MICROWIRE is a trademark of National Semiconductor, Corp.

- Integrated 12-Bit DAC and 32-Channel SHA with SRAM and Sequencer
- 32 Voltage Outputs
- 0.03\% FSR (typ) Output Linearity
- 3.2mV Output Resolution
- Flexible Output Voltage Range
- Remote Ground Sensing
- Fast Sequential Loading: $1.3 \mu$ s per Register
- Burst- and Immediate-Mode Addressing
- No External Components Required for Setting Gain and Offset
- Integrated Output Clamp Diodes
- Three Output-Impedance Options

MAX5331 (50 ), MAX5332 (500 2 ), and MAX5333 (1k $\Omega$ )

Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE |
| :--- | :--- | :--- |
| MAX5331UCB | $0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 64 TQFP |
| MAX5331UTK* | $0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 68 Thin QFN |
| MAX5332UCB | $0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 64 TQFP |
| MAX5332UTK* | $0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 68 Thin QFN |
| MAX5333UCB | $0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 64 TQFP |
| MAX5333UTK* | $0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 68 Thin QFN |

*Future product-contact factory for availability.
Pin Configurations


Pin Configurations continued at end of data sheet.

## 12-Bit DACs with 32-Channel Sample-and-Hold Outputs

## ABSOLUTE MAXIMUM RATINGS

| VDD to AGND | 3 V to +12.2 V |
| :---: | :---: |
| VSS to AGND | . OV to +0.3 V |
| $V_{\text {DD }}$ to VSS | +15V |
| Vldac, Vlogic, Vlsha to AGND or DGND | .-0.3V to +6V |
| REF to AGND. | -0.3V to +6V |
| GS to AGND. | $V_{S S}$ to $V_{\text {DD }}$ |
| CL and CH to AGND. | $V_{S S}$ to $V_{\text {DD }}$ |
| Logic Inputs to DGND | -0.3V to +6V |
| DGND to AGND. | -0.3V to +2V |
| Maximum Current into OUT_ | $\pm 10 \mathrm{~mA}$ |


| Maximum Current Into Logic Inputs ............................. $\pm 20 \mathrm{~mA}$ |
| :---: |
|  |  |
|  |
| 68 -Pin Thin QFN (derate $28.6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) ..... 2285 mW |
| Operating Temperature Range........................... $0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Maximum Junction Temperature ................................. $+150^{\circ} \mathrm{C}$ |
| Storage Temperature Range .......................... $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (soldering, 10s) ..............................+300 |

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(V_{D D}=+10 \mathrm{~V}, V_{S S}=-4 \mathrm{~V}, \mathrm{~V}_{\text {LOGIC }}=\mathrm{V}_{\text {LDAC }}=\mathrm{V}_{\text {LSHA }}=+5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=+2.5 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=\mathrm{V}_{\mathrm{GS}}=0, \mathrm{R}_{\mathrm{L}} \geq 10 \mathrm{M} \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}\right.$, CLKSEL $=+5 \mathrm{~V}$, fECLK $=400 \mathrm{kHz}, \mathrm{T}_{A}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC CHARACTERISTICS |  |  |  |  |  |  |
| Resolution | N |  | 12 |  |  | Bits |
| Output Range | VOUT_ | (Note 1) | $\begin{gathered} \text { VSS + } \\ 0.75 \end{gathered}$ |  | $\begin{gathered} \text { VDD - } \\ 2.4 \end{gathered}$ | V |
| Offset Voltage |  | Code $=4 \mathrm{~F} 3$ hex |  | $\pm 15$ | $\pm 200$ | mV |
| Offset Voltage Tempco |  |  |  | $\pm 50$ |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Gain Error |  | (Note 2) |  |  | $\pm 1$ | \% |
| Gain Tempco |  |  |  | $\pm 5$ |  | ppm $/{ }^{\circ} \mathrm{C}$ |
| Integral Linearity Error | INL | Vout_ $=-3.25 \mathrm{~V}$ to +7.6 V |  | 0.03 | 0.1 | \%FSR |
| Differential Linearity Error | DNL | $V_{\text {OUT_ }}=-3.25 \mathrm{~V}$ to +7.6 V , monotonicity guaranteed to 12 bits |  | $\pm 0.5$ | $\pm 1$ | LSB |
| Maximum Output Drive Current | Iout | Sinking and sourcing | $\pm 2$ |  |  | mA |
| DC Output Impedance | Rout | MAX5331 | 35 | 50 | 65 | $\Omega$ |
|  |  | MAX5332 | 350 | 500 | 650 |  |
|  |  | MAX5333 | 700 | 1000 | 1300 |  |
| Maximum Capacitive Load |  | MAX5331 |  | 250 |  | pF |
|  |  | MAX5332 |  | 10 |  | nF |
|  |  | MAX5333 |  | 10 |  |  |
| DC Crosstalk |  | Internal oscillator enabled (Note 3) |  | -90 |  | dB |
| Power-Supply Rejection Ratio | PSRR | Internal oscillator enabled |  | -80 |  | dB |

## 12-Bit DACs with 32-Channel Sample-and-Hold Outputs

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{D D}=+10 \mathrm{~V}, V_{S S}=-4 \mathrm{~V}, \mathrm{~V}_{\text {LOGIC }}=\mathrm{V}_{\mathrm{LDAC}}=\mathrm{V}_{\text {LSHA }}=+5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=+2.5 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=\mathrm{VGS}=0, \mathrm{R}_{\mathrm{L}} \geq 10 \mathrm{M} \Omega, \mathrm{CL}=50 \mathrm{pF}\right.$,
CLKSEL $=+5 \mathrm{~V}, \mathrm{f}_{\text {ECLK }}=400 \mathrm{kHz}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DYNAMIC CHARACTERISTICS |  |  |  |  |  |  |
| Sample-and-Hold Settling |  | (Note 4) |  |  | 0.08 | \% |
| SCLK Feedthrough |  |  |  | 0.5 |  | nV •s |
| fSEQ Feedthrough |  |  |  | 0.5 |  | nV •s |
| Hold Step |  |  |  | 0.25 | 1 | mV |
| Droop Rate |  | Vout_ $=0$ (Note 5) |  | 1 | 300 | $\mu \mathrm{V} / \mathrm{ms}$ |
| Output Noise |  |  |  | 250 |  | $\mu \mathrm{V}_{\text {RMS }}$ |
| REFERENCE INPUT |  |  |  |  |  |  |
| Input Resistance |  |  | 7 |  |  | k $\Omega$ |
| Reference Input Voltage | VREF |  |  | 2.5 |  | V |
| GROUND-SENSE INPUT |  |  |  |  |  |  |
| Input Voltage Range | VGS |  | -0.5 |  | +0.5 | V |
| Input Bias Current | IGS | $-0.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{GS}} \leq 0.5 \mathrm{~V}$ | -60 |  | 0 | $\mu \mathrm{A}$ |
| GS Gain |  | (Note 6) | 0.998 | 1 | 1.002 | V/V |
| DIGITAL-INTERFACE DC CHARACTERISTICS |  |  |  |  |  |  |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ |  | 2.0 |  |  | V |
| Input Low Voltage | $\mathrm{V}_{\text {IL }}$ |  |  |  | 0.8 | V |
| Input Current |  |  |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| TIMING CHARACTERISTICS (Figure 2) |  |  |  |  |  |  |
| Sequencer Clock Frequency | fSEQ | Internal oscillator | 80 | 100 | 120 | kHz |
| External Clock Frequency | feclk | (Note 7) |  |  | 480 | kHz |
| SCLK Frequency | fSCLK |  |  |  | 20 | MHz |
| SCLK Pulse-Width High | tch |  | 15 |  |  | ns |
| SCLK Pulse-Width Low | tCL |  | 15 |  |  | ns |
| $\overline{\mathrm{CS}}$-Low to SCLK-High Setup Time | tCSSO |  | 15 |  |  | ns |
| $\overline{\mathrm{CS}}$-High to SCLK-High Setup Time | tcss1 |  | 15 |  |  | ns |
| SCLK-High to $\overline{\mathrm{CS}}$-Low Hold Time | tCSHO |  | 10 |  |  | ns |

## 12-Bit DACs with 32-Channel Sample-and-Hold Outputs

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{D D}=+10 \mathrm{~V}, V_{S S}=-4 \mathrm{~V}, \mathrm{~V}_{\text {LOGIC }}=\mathrm{V}_{\mathrm{LDAC}}=\mathrm{V}_{\text {LSHA }}=+5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=+2.5 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=\mathrm{VGS}^{2}=0, \mathrm{R}_{\mathrm{L}} \geq 10 \mathrm{M} \Omega, \mathrm{CL}=50 \mathrm{pF}\right.$, CLKSEL $=+5 \mathrm{~V}, \mathrm{f}_{\mathrm{ECLK}}=400 \mathrm{kHz}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SCLK-High to $\overline{\mathrm{CS}}$-High Hold Time | tCSH1 |  | 0 |  |  | ns |
| DIN to SCLK High Setup Time | tDS |  | 15 |  |  | ns |
| DIN to SCLK High Hold Time | tDH |  | 0 |  |  | ns |
| RST-to-CS Low |  | (Note 8) |  |  | 500 | $\mu \mathrm{s}$ |
| POWER SUPPLIES |  |  |  |  |  |  |
| Positive Supply Voltage | VDD | (Note 9) | 8.55 | 10 | 11.60 | V |
| Negative Supply Voltage | $\mathrm{V}_{S S}$ | (Note 9) | -5.25 | -4 | -2.75 | V |
| Supply Difference |  | VDD - VSS (Note 9) |  |  | 14.5 | V |
| Logic Supply Voltage | VLOGIC, VLDAC, VLSHA |  | 4.75 | 5 | 5.25 | V |
| Positive Supply Current | IDD |  |  | 32 | 42 | mA |
| Negative Supply Current | ISS |  | -40 | -32 |  | mA |
| Logic Supply Current | ILOGIC | (Note 10) |  | 1 | 1.5 | mA |
|  |  | fSCLK $=20 \mathrm{MHz}$ (Note 11) |  | 2 | 3 |  |

Note 1: The nominal zero-scale voltage $($ code $=0)$ is -4.0535 V . The nominal full-scale voltage ( code $=F F F$ hex ) is +9.0503 V . The output voltage is limited by the output range specification, restricting the usable range of DAC codes. The nominal zeroscale voltage can be achieved when $\mathrm{V}_{\text {SS }}<-4.9 \mathrm{~V}$, and the nominal full-scale voltage can be achieved when $\mathrm{V}_{\mathrm{DD}}>+11.5 \mathrm{~V}$.
Note 2: Gain is calculated from measurements:
for voltages $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ and $\mathrm{V}_{S S}=-4 \mathrm{~V}$ at codes C 00 hex and 4 F 3 hex
for voltages $V_{D D}=11.6 \mathrm{~V}$ and $\mathrm{V}_{S S}=-2.9 \mathrm{~V}$ at codes FFF hex and 253 hex
for voltages $\mathrm{V}_{\mathrm{DD}}=9.25 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{SS}}=-5.25 \mathrm{~V}$ at codes D 4 F hex and 0 hex
for voltages VDD $=8.55 \mathrm{~V}$ and V SS $=-2.75 \mathrm{~V}$ at codes C 75 hex and 282 hex
Note 3: Steady-state change in any output with an 8 V change in an adjacent output.
Note 4: Settling during the first update for an 8 V step. The output will settle to within the linearity specification on subsequent updates. Tested with an external sequencer clock frequency of 480 kHz .
Note 5: External clock mode with the external clock not toggling.
Note 6: The output voltage is the sum of the DAC output and the voltage at GS. GS gain is measured at 4F3 hex.
Note 7: The sequencer runs at fSEQ = fECLK / 4. Maximum speed is limited by setting of the DAC and SHAs. Minimum speed is limited by acceptable droop and update time after a burst-mode update.
Note 8: VDD rise to $\overline{\mathrm{CS}}$ low $=500 \mu \mathrm{~s}$ maximum.
Note 9: Guaranteed by gain-error test.
Note 10: The serial interface is inactive. $\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\text {LOGIC }}, \mathrm{V}_{I L}=0$.
Note 11: The serial interface is active. $\mathrm{V}_{\text {IH }}=\mathrm{V}_{\text {LOGIC }}, \mathrm{V}_{\text {IL }}=0$.

## 12-Bit DACs with 32-Channel Sample-and-Hold Outputs

## Typical Operating Characteristics

$\left(V_{D D}=+10 \mathrm{~V}, \mathrm{~V}_{S S}=-4 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=+2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{GS}}=0, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted. $)$


## 12-Bit DACs with 32-Channel Sample-and-Hold Outputs

Typical Operating Characteristics (continued)
$\left(V_{D D}=+10 \mathrm{~V}, \mathrm{~V}_{S S}=-4 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=+2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{GS}}=0, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted. $)$


## 12-Bit DACs with 32-Channel Sample-and-Hold Outputs

Pin Description

| PIN |  | NAME | FUNCTION |
| :---: | :---: | :---: | :---: |
| TQFP | THIN QFN |  |  |
| 1, 2 | 1, 2, 17, 34, 51, 68 | N.C. | No Connection. Not internally connected. |
| 3 | 3 | GS | Ground-Sensing Input |
| 4 | 4 | VLDAC | +5V DAC Power Supply |
| 5 | 5 | $\overline{\mathrm{RST}}$ | Reset Input |
| 6 | 6 | $\overline{\mathrm{CS}}$ | Chip-Select Input |
| 7 | 7 | DIN | Serial-Data Input |
| 8 | 8 | SCLK | Serial-Clock Input |
| 9 | 9 | VLOGIC | +5V Logic Power Supply |
| 10 | 10 | IMMED | Immediate-Update Mode |
| 11 | 11 | ECLK | External Sequencer Clock Input |
| 12 | 12 | CLKSEL | Clock-Select Input |
| 13 | 13 | DGND | Digital Ground |
| 14 | 14 | VLSHA | +5V Sample-and-Hold Power Supply |
| 15, 25, 40, 55, 62 | 15, 26, 42, 58, 65 | AGND | Analog Ground |
| 16, 32, 46 | 16, 33, 48 | $V_{\text {SS }}$ | Negative Power Supply |
| 17, 39, 48 | 18, 41, 50 | VDD | Positive Power Supply |
| 18, 33, 49 | 19, 35, 52 | CL | Output Clamp Low Voltage |
| 19 | 20 | OUTO | Output 0 |
| 20 | 21 | OUT1 | Output 1 |
| 21 | 22 | OUT2 | Output 2 |
| 22 | 23 | OUT3 | Output 3 |
| 23 | 24 | OUT4 | Output 4 |
| 24 | 25 | OUT5 | Output 5 |
| 26 | 27 | OUT6 | Output 6 |
| 27 | 28 | OUT7 | Output 7 |
| 28 | 29 | OUT8 | Output 8 |
| 29 | 30 | OUT9 | Output 9 |
| 30 | 31 | OUT10 | Output 10 |
| 31, 47, 64 | 32, 49, 67 | CH | Output Clamp High Voltage |
| 34 | 36 | OUT11 | Output 11 |
| 35 | 37 | OUT12 | Output 12 |
| 36 | 38 | OUT13 | Output 13 |
| 37 | 39 | OUT14 | Output 14 |
| 38 | 40 | OUT15 | Output 15 |
| 41 | 43 | OUT16 | Output 16 |
| 42 | 44 | OUT17 | Output 17 |

## 12-Bit DACs with 32-Channel Sample-and-Hold Outputs

Pin Description (continued)

| PIN |  | NAME |  |
| :---: | :---: | :--- | :--- |
| TQFP | THIN QFN |  |  |
| 43 | 45 | OUT18 | Output 18 |
| 44 | 46 | OUT19 | Output 19 |
| 45 | 47 | OUT20 | Output 20 |
| 50 | 53 | OUT21 | Output 21 |
| 51 | 54 | OUT22 | Output 22 |
| 52 | 55 | OUT23 | Output 23 |
| 53 | 56 | OUT24 | Output 24 |
| 54 | 57 | OUT25 | Output 25 |
| 56 | 59 | OUT26 | Output 26 |
| 57 | 60 | OUT27 | Output 27 |
| 58 | 61 | OUT28 | Output 28 |
| 59 | 62 | OUT29 | Output 29 |
| 60 | 63 | OUT30 | Output 30 |
| 61 | 64 | OUT31 | Output 31 |
| 63 | 66 | VREF | Reference Voltage Input |



Figure 1. Functional Diagram

## 12－Bit DACs with 32－Channel Sample－and－Hold Outputs



Figure 2．Serial－Interface Timing Diagram

## Detailed Description

Sample－and－Hold Amplifiers
The MAX5331／MAX5332／MAX5333 contain 32 buffered SHA circuits with internal hold capacitors．Internal hold capacitors minimize leakage current，dielectric absorp－ tion，feedthrough，and required board space．The MAX5331／MAX5332／MAX5333 provide a very Iow $1 \mu \mathrm{~V} / \mathrm{ms}$ droop rate．

## Output

The MAX5331／MAX5332／MAX5333 include output buffers on each channel．The devices contain output resistors in series with the buffer output（Figure 3）for ease of output filtering and capacitive load driving stability．
Output loads increase the analog supply current（IDD and ISS）．Excessively loading the outputs drastically increases power dissipation．Do not exceed the maxi－ mum power dissipation specified in the Absolute Maximum Ratings．

The maximum output voltage range depends on the analog supply voltages available and the output clamp voltages（see the Output Clamp section）：

$$
\left(\mathrm{V}_{\mathrm{SS}}+0.75 \mathrm{~V}\right) \leq \mathrm{V}_{\text {OUT }_{-}} \leq\left(\mathrm{V}_{\mathrm{DD}}-2.4 \mathrm{~V}\right)
$$

The devices have a fixed theoretical output range determined by the reference voltage，gain，and mid－ scale offset．The output voltage for a given input code is calculated as follows：

$$
\begin{gathered}
\text { V OUT }_{-}=\left(\frac{\text { code }}{4096}\right) \times V_{\text {REF }} \times 5.2428- \\
\left(1.6214 \times V_{\text {REF }}\right)+V_{G S}
\end{gathered}
$$

where code is the decimal value of the DAC input code，$V_{\text {REF }}$ is the reference voltage，and $V_{G S}$ is the voltage at the ground－sense input．With a 2.5 V refer－ ence，the nominal end points are -4.0535 V and +9.0503 V （Table 1）．Note that these are＂virtual＂internal end－point voltages and cannot be reached with all

Table 1．Code Table

| DAC INPUT CODE | NOMINAL OUTPUT | $V_{\text {REF }}=+25 \mathrm{~V}$ |
| :---: | :---: | :---: |
| MSB LSB | VOLTAGE（V） | $V_{\text {REF }}=+2.5$ |
| 111111111111 | 9.0503 | Full－scale output． |
| 110001110101 | 6.15 | Maximum output with $\mathrm{V}_{\mathrm{DD}}=8.55 \mathrm{~V}$ ． |
| 100000000000 | 2.5 | Midscale output． |
| 010011110011 | 0 | VOUT＿$=0$ ．All outputs default to this code after power－up． |
| 001010000010 | －2．0 | Minimum output with $\mathrm{V}_{\mathrm{SS}}=-2.75 \mathrm{~V}$ ． |
| 000000000000 | －4．0535 | Zero－scale output． |

# 12-Bit DACs with 32-Channel Sample-and-Hold Outputs 

combinations of negative and positive power-supply voltages. The nominal, usable DAC end-point codes for the selected power supplies can be calculated as:

$$
\begin{gathered}
\text { Lower end-point code }=2048-((2.5 \mathrm{~V}-(\mathrm{V} \text { SS }+0.75) / \\
3.2 \mathrm{mV})(\text { result } \geq 0) \\
\text { Upper end-point code }=2048+((\text { VDD }-2.4-2.5 \mathrm{~V}) / \\
3.2 \mathrm{mV})(\text { result } \leq 4095)
\end{gathered}
$$

The resistive voltage-divider formed by the output resistor (Ro) and the load impedance (RL), scales the output voltage. Determine Vout_ as follows:

$$
\begin{aligned}
& \text { Scaling factor }=\frac{R_{L}}{R_{L}+R_{O}} \\
& V_{\text {OUT_ }}=V_{\text {CHOLD }} \times \text { scaling factor }
\end{aligned}
$$

Ground Sense
The MAX5331/MAX5332/MAX5333 include a groundsense input (GS), which allows the output voltages to be referenced to a remote ground. The voltage at GS is added to the output voltage with unity gain. Note that the resulting output voltage must be within the valid output voltage range set by the power supplies.

## Output Clamp

The MAX5331/MAX5332/MAX5333 clamp the output between two externally applied voltages. Internal diodes at each channel restrict the output voltage to:

$$
\left(\mathrm{V}_{\mathrm{CH}}+0.7 \mathrm{~V}\right) \geq \mathrm{V}_{\text {OUT }_{-}} \geq\left(\mathrm{V}_{\mathrm{CL}}-0.7 \mathrm{~V}\right)
$$

The clamping diodes allow the MAX5331/MAX5332/ MAX5333 to drive devices with restricted input ranges. The diodes also allow the outputs to be clamped during power-up or fault conditions. To disable output clamping, connect CH to $\mathrm{V}_{\mathrm{DD}}$ and CL to $\mathrm{V}_{\mathrm{SS}}$, setting the clamping voltages beyond the maximum output voltage range.

## Serial Interface

The MAX5331/MAX5332/MAX5333 are controlled by an SPI-/QSPI-/MICROWIRE-compatible 3-wire interface. Serial data is clocked into the 24-bit shift register in an MSB-first format, with the 12-bit DAC data and S3-SO (all zeros) preceding the 5 -bit SRAM address, 2-bit control, and a fill zero (Figure 4). The input word is framed by $\overline{\mathrm{CS}}$. The first rising edge of SCLK after $\overline{\mathrm{CS}}$ goes low clocks in the MSB of the input word.


Figure 3. Analog Block Diagram

| DATA |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | ADDRESS |  |  |  |  | CONTROL |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | S3 | S2 | S1 | SO | A4 | A3 | A2 | A1 | A0 | C1 | C0 | 0 |
|  |  |  |  |  |  |  |  |  |  |  |  | 0 | 0 | 0 | 0 |  |  |  |  |  |  |  | 0 |
| MSB |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | LSB |  |  |  |  |  |  |  |

Figure 4. Input-Word Sequence

## 12-Bit DACs with 32-Channel Sample-and-Hold Outputs

Table 2. Channel/Output Selection

| A4 | A3 | A2 | A1 | A0 | OUTPUT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | OUTO selected |
| 0 | 0 | 0 | 0 | 1 | OUT1 selected |
| 0 | 0 | 0 | 1 | 0 | OUT2 selected |
| 0 | 0 | 0 | 1 | 1 | OUT3 selected |
| 0 | 0 | 1 | 0 | 0 | OUT4 selected |
| 0 | 0 | 1 | 0 | 1 | OUT5 selected |
| 0 | 0 | 1 | 1 | 0 | OUT6 selected |
| 0 | 0 | 1 | 1 | 1 | OUT7 selected |
| 0 | 1 | 0 | 0 | 0 | OUT8 selected |
| 0 | 1 | 0 | 0 | 1 | OUT9 selected |
| 0 | 1 | 0 | 1 | 0 | OUT10 selected |
| 0 | 1 | 0 | 1 | 1 | OUT11 selected |
| 0 | 1 | 1 | 0 | 0 | OUT12 selected |
| 0 | 1 | 1 | 0 | 1 | OUT13 selected |
| 0 | 1 | 1 | 1 | 0 | OUT14 selected |
| 0 | 1 | 1 | 1 | 1 | OUT15 selected |
| 1 | 0 | 0 | 0 | 0 | OUT16 selected |
| 1 | 0 | 0 | 0 | 1 | OUT17 selected |
| 1 | 0 | 0 | 1 | 0 | OUT18 selected |
| 1 | 0 | 0 | 1 | 1 | OUT19 selected |
| 1 | 0 | 1 | 0 | 0 | OUT20 selected |
| 1 | 0 | 1 | 0 | 1 | OUT21 selected |
| 1 | 0 | 1 | 1 | 0 | OUT22 selected |
| 1 | 0 | 1 | 1 | 1 | OUT23 selected |
| 1 | 1 | 0 | 0 | 0 | OUT24 selected |
| 1 | 1 | 0 | 0 | 1 | OUT25 selected |
| 1 | 1 | 0 | 1 | 0 | OUT26 selected |
| 1 | 1 | 0 | 1 | 1 | OUT27 selected |
| 1 | 1 | 1 | 0 | 0 | OUT28 selected |
| 1 | 1 | 1 | 0 | 1 | OUT29 selected |
| 1 | 1 | 1 | 1 | 0 | OUT30 selected |
| 1 | 1 | 1 | 1 | 1 | OUT31 selected |

When each serial word is complete, the value is stored in the SRAM at the address indicated and the control bits are saved. Note that data may be corrupted if $\overline{\mathrm{CS}}$ is not held low for an integer multiple of 24 bits.
All the digital inputs include Schmitt-trigger buffers to accept slow-transition interfaces. Their switching threshold is compatible with TTL and most CMOS logic levels.

Serial-Input Data Format and Control Codes
The 24-bit serial-input format, shown in Figure 4, comprises 16 bits ( $\mathrm{D} 12-\mathrm{DO}$ and $\mathrm{S} 3-\mathrm{SO}=0$ ), 5 address bits (A4-A0), 2 control bits (C1, C0), and a fill zero. The address code selects the output channel as shown in Table 2. The control code configures the device as follows:

1) If $\mathrm{C} 1=1$, immediate-update mode is selected. If $\mathrm{C} 1=0$, burst mode is selected.
2) If $\mathrm{CO}=0$, the internal sequencer clock is selected. If CO = 1, the external sequencer clock is selected. This must be repeated with each data word to maintain external input.

# 12-Bit DACs with 32-Channel Sample-and-Hold Outputs 

The operating modes can also be selected externally through CLKSEL and IMMED. If the control bit in the serial word and the external signal conflict, the signal that is a logic 1 is dominant.

## Modes of Operation

The MAX5331/MAX5332/MAX5333 feature three modes of operation:

- Sequence mode
- Immediate-update mode
- Burst mode

Table 3. Update Mode

| UPDATE MODE | UPDATE TIME |
| :---: | :---: |
| Immediate-Update Mode | 2/fsEQ |
| Burst Mode | $33 / \mathrm{fsEQ}$ |

## Sequence Mode

Sequence mode is the default operating mode. The internal sequencer continuously scrolls through the SRAM, updating each of the 32 SHAs. At each SRAM address location, the stored 12-bit DAC code is loaded to the DAC. Once settled, the DAC output is acquired by the corresponding SHA. Using the internal sequencer clock, the process typically takes $320 \mu$ s to update all 32 SHAs (10 us per channel). Using an external sequencer clock, the update process takes 128 clock cycles (four clock cycles per channel).

## Immediate-Update Mode

Immediate-update mode is used to change the contents of a single SRAM location, and update the corresponding SHA output. In immediate-update mode, the


Figure 5. Immediate-Update-Mode Timing Example
selected output is updated before the sequencer resumes operation. Select immediate-update mode by driving either IMMED or C1 high.
The sequencer is interrupted when $\overline{\mathrm{CS}}$ is taken low. The input word is then stored in the proper SRAM address. The DAC conversion and SHA sample in progress are completely transparent to the serial bus activity. The SRAM location of the addressed channel is then modified with the new data. The DAC and SHA are updated with the new voltage. The sequencer then resumes scrolling at the interrupted SRAM address.
This operation can take up to two cycles of the $10 \mu \mathrm{~s}$ sequencer clock. Up to one cycle is needed to allow the sequencer to complete the operation in progress before it is freed to update the new channel. An additional cycle is required to read the new data from memory, update the DAC, and strobe the sample-and-hold. The sequencer resumes scrolling from the location at which it was interrupted. Normal sequencing is suppressed while loading data, thus preventing other channels from being refreshed. Under conditions of extremely frequent immediate updates (i.e., 1000 successive updates), this can result in unacceptable droop.
Figure 5 shows an example of an immediate-update operation. In this example, data for channel 20 is loaded, while channel 7 is being refreshed. The sequencer operation is interrupted, and no other channels are refreshed as long as $\overline{\mathrm{CS}}$ is held low. Once $\overline{\mathrm{CS}}$ returns high, and the remainder of an fSEQ period (if any) has expired, channel 20 is updated to the new data. Once channel 20 has been updated, the sequencer resumes normal operation at the interrupted channel 7.


Figure 6. Burst-Mode Timing Example

# 12-Bit DACs with 32-Channel Sample-and-Hold Outputs 


#### Abstract

Burst Mode


Burst mode allows multiple SRAM locations to be loaded at high speed. During burst mode, the output voltages are not updated until the data burst is complete and control returns to the sequencer. Select burst mode by driving both IMMED and C1 low.
The sequencer is interrupted when $\overline{\mathrm{CS}}$ is taken low. All or part of the memory can be loaded while $\overline{\mathrm{CS}}$ is low. Each data word is loaded into its specified SRAM address. The DAC conversion and SHA sample in progress are completely transparent to the serial bus activity. When $\overline{\mathrm{CS}}$ is taken high, the sequencer resumes scrolling at the interrupted SRAM address. New values are updated when their turn comes up in the sequence.
After burst mode is used, it is recommended that at least one full sequencer loop ( $320 \mu \mathrm{~s}$ ) is allowed to occur before the serial port is accessed again. This ensures that all outputs are updated before the sequencer is interrupted.
Figure 6 shows an example of a burst-mode operation. As with the immediate-update example, $\overline{\mathrm{CS}}$ falls while channel 7 is being refreshed. Data for multiple channels is loaded, and no channels are refreshed as long as $\overline{\mathrm{CS}}$ remains low. Once $\overline{\mathrm{CS}}$ returns high, sequencing resumes with channel 7 and continues normal refresh operation. Thirty-three fSEQ cycles are required before all channels have been updated.

## External Sequencer Clock

An external clock may be used to control the sequencer, altering the output update rate. The sequencer runs at $1 / 4$ the frequency of the supplied clock (ECLK). The external clock option is selected by driving either C0 or CLKSEL high.
When CLKSEL is asserted, the internal clock oscillator is disabled. This feature allows synchronizing the sequencer to other system operations, or shutting down of the sequencer altogether during high-accuracy system measurements. The low $1 \mu \mathrm{~V} / \mathrm{ms}$ droop of these devices ensures that no appreciable degradation of the output voltages occurs, even during extended periods of time when the sequencer is disabled.


#### Abstract

Power-On Reset A power-on reset (POR) circuit sets all channels to OV (code 4F3 hex) in sequence, requiring $320 \mu \mathrm{~s}$. This prevents damage to downstream ICs due to arbitrary reference levels being presented following system power-up. This same function is available by driving RST low. During the reset operation, the sequencer is run by the internal clock, regardless of the state of CLKSEL. The reset process cannot be interrupted, serial inputs are ignored until the entire reset process is complete.


## Applications Information

Power Supplies and Bypassing
Grounding and power-supply decoupling strongly influence device performance. Digital signals can couple through the reference input, power supplies, and ground connection. Proper grounding and layout can reduce digital feedthrough and crosstalk. At the device level, a $0.1 \mu \mathrm{~F}$ capacitor is required for the $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{SS}}$, and $V_{L_{-}}$inputs. They should be placed as close to the pins as possible. More substantial decoupling at the board level is recommended and is dependent on the number of devices on the board (Figure 7).
The MAX5331/MAX5332/MAX5333 have three separate +5 V logic power supplies, VLDAC, VLOGIC, and VLSHA. VLDAC powers the 12-bit DAC. VLSHA powers the control logic of the SHA array. VLoGIC powers the serial interface, sequencer, internal clock, and SRAM. Additional filtering of VLDAC and VLSHA improves the overall performance of the device.

## Chip Information

TRANSISTOR COUNT: 16,229
PROCESS: BiCMOS

## 12-Bit DACs with 32-Channel Sample-and-Hold Outputs



Figure 7. Typical Operating Circuit

## Pin Configurations (continued)



## 12-Bit DACs with 32-Channel Sample-and-Hold Outputs

Package Information
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)



## 12-Bit DACs with 32-Channel Sample-and-Hold Outputs

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)


Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim > Products > Digital-to-A nalog Converters

# MAX5331, MAX5332, MAX5333 

12-Bit DACs with 32-Channel Sample-and-Hold Outputs

QuickView Technical Documents Ordering Info More Information All

Ordering Information
Notes:

1. Other options and links for purchasing parts are listed at: http://www.maxim-ic.com/sales.
2. Didn't Find What You Need? Ask our applications engineers. Expert assistance in finding parts, usually within one business day.
3. Part number suffixes: T or $\mathrm{T} \& \mathrm{R}=$ tape and reel; + = RoHS/lead-free; \# = RoHS/lead-exempt. More: SeeFull Data Sheet or Part Naming Conventions.
4.     * Some packages have variations, listed on the drawing. "PkgCode/Variation" tells which variation the product uses.

Devices: 1-6 of 6

| MAX5331 | Free Sample | Buy | Pack age: TYPE PINS FOOTPRINT DRAWING CODE/VAR * | Temp | RoHS/Lead-Free? Materials Analysis |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MAX5331UCB-TD |  |  | LQFP;64 pin;149 mm <br> Dwg: 21-0083E (PDF) <br> Use pkgcode/variation: C64-8* | OC to +85C | RoHS/Lead-Free: No Materials Analysis |
| MAX5331UCB-D |  |  | LQFP;64 pin;149 mm <br> Dwg: 21-0083E (PDF) <br> Use pkgcode/variation: C64-8* | OC to +85C | RoHS/Lead-Free: No Materials Analysis |
| MAX5332 | Free Sample | Buy | Pack age: TYPE PINS FOOTPRINT DRAWING CODE/VAR * | Temp | RoHS/Lead-Free? Materials Analysis |
| MAX5332UCB-TD |  |  | LQFP;64 pin;149 mm <br> Dwg: 21-0083E (PDF) <br> Use pkgcode/variation: C64-8* | OC to +85C | RoHS/Lead-Free: No Materials Analysis |
| MAX5332UCB-D |  |  | LQFP;64 pin;149 mm <br> Dwg: 21-0083E (PDF) <br> Use pkgcode/variation: C64-8* | OC to +85C | RoHS/Lead-Free: No Materials Analysis |
| MAX5333 | Free Sample | Buy | Package: TYPE PINS FOOTPRINT DRAWING CODE/VAR * | Temp | RoHS/Lead-Free? <br> Materials Analysis |
| MAX5333UCB |  |  | LQFP;64 pin;149 mm <br> Dwg: 21-0083E (PDF) <br> Use pkgcode/variation: C64-8* | OC to +85C | RoHS/Lead-Free: No Materials Analysis |
| MAX5333UCB-T |  |  | LQFP;64 pin;149 mm <br> Dwg: 21-0083E (PDF) <br> Use pkgcode/variation: C64-8* | OC to +85C | RoHS/Lead-Free: No Materials Analysis |

## Didn't Find What You Need?

- Next Day Product Selection Assistance from Applications Engineers
- Parametric Search
- Applications Help


## QuickView

Description
Key Features Applications/Uses Key Specifications Diagram

## Technical Documents

Data Sheet
Application Notes
Design Guides
Engineering Journals
Reliability Reports
Software/Models
Evaluation Kits

## Ordering Info

Price and Availability Samples
Buy Online
Package Information Lead-Free Information

| More Information |
| :--- |
| Related Products |
| Notes and Comments |
| Evaluation Kits |
|  |
|  |
|  |

More Information
Related Products
Notes and Comments
Evaluation Kits

## CONTACT US: SEND US AN EMAIL

Copyright 2007 by Maxim Integrated Products, Dallas Semiconductor - Legal Notices • Privacy Policy

