

SPEC No. MS-J 0 9 8 0 7

ISSUE: Sep. 16. 1997

To: _____

S P E C I F I C A T I O N S

Product Type 1M SRAM

LH52V1000CJS-70LL

Model No. (LHSC105S)

*This specifications contains 11 pages including the cover and appendix.
If you have any objections, please contact us before issuing purchasing order.

CUSTOMERS ACCEPTANCE

DATE: _____

BAY: _____

PRESENTED

BY: T. Kuzumoto

T. KUZUMOTO
Dept. General Manager

REVIEWED BY:

PREPARED BY:

H. IshikawaT. Taketa

Engineering Dept. 2
Memory IC Engineering Center
Tenri Integrated Circuits Group
SHARP CORPORATION

- Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company.
- When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions.
 - (1) The products covered herein are designed and manufactured for the following application areas. When using the products covered herein for the equipment listed in Paragraph (2), even for the following application areas, be sure to observe the precautions given in Paragraph (2). Never use the products for the equipment listed in Paragraph (3).
 - Office electronics
 - Instrumentation and measuring equipment
 - Machine tools
 - Audiovisual equipment
 - Home appliances
 - Communication equipment other than for trunk lines
 - (2) Those contemplating using the products covered herein for the following equipment which demands high reliability, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail-safe operation, redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system.
 - Control and safety devices for airplanes, trains, automobiles, and other transportation equipment
 - Mainframe computers
 - Traffic control systems
 - Gas leak detectors and automatic cutoff devices
 - Rescue and security equipment
 - Other safety devices and safety equipment, etc.
 - (3) Do not use the products covered herein for the following equipment which demands extremely high performance in terms of functionality, reliability, or accuracy.
 - Aerospace equipment
 - Communications equipment for trunk lines
 - Control equipment for the nuclear power industry
 - Medical equipment related to life support, etc.
 - (4) Please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company.
- Please direct all queries regarding the products covered herein to a sales representative of the company.

Contents

1. Description	2
2. Pin Configuration	2
3. Truth Table	3
4. Block Diagram	3
5. Absolute Maximum Ratings	4
6. Recommended DC Operating Conditions	4
7. DC Electrical Characteristics	4
8. AC Electrical Characteristics	5
9. Data Retention Characteristics	6
10. Pin Capacitance	6
11. Timing Chart	7

1. Description


The LH52V1000CJS-70LL is a static RAM organized as 131,072 × 8 bit with provides low-power standby mode.

It is fabricated using silicon-gate CMOS process technology.

Features

- Access Time 70 ns (Max.)
- Operating current 40 mA (Max.)
- 5 mA (Max. $t_{rc}, t_{wc} = 1 \mu s$)
- Standby current 50 μA (Max. $T_a = 85^\circ C$)
- Data retention current 1.0 μA (Max. $V_{CCDR} = 3V, T_a = 25^\circ C$)
- Single power supply 2.7 V to 3.6 V
- Operating temperature $-25^\circ C$ to $+85^\circ C$
- Fully static operation
- Three-state output
- Not designed or rated as radiation hardened
- 32 pin TSOP (TSOP32-P-0813) plastic package
- N-type bulk silicon

2. Pin Configuration




Pin Name	Function
A ₀ to A ₁₆	Address inputs
\overline{CE}_1	Chip enable 1
\overline{CE}_2	Chip enable 2
\overline{WE}	Write enable
\overline{OE}	Output enable
I/O ₁ to I/O ₈	Data inputs/outputs
V _{CC}	Power supply
GND	Ground
NC	Non connection

3. Truth Table

\overline{CE}_1	CE_2	\overline{WE}	\overline{OE}	Mode	I/O ₁ to I/O ₈	Supply current
H	*	*	*	Standby	High impedance	Standby (I_{SB})
*	L	*	*	Standby	High impedance	Standby (I_{SB})
L	H	L	*	Write	Data input	Active (I_{CE})
L	H	H	L	Read	Data output	Active (I_{CE})
L	H	H	H	Output disable	High impedance	Active (I_{CE})

(*=Don't Care, L=Low, H=High)

4. Block Diagram



5. Absolute Maximum Ratings

Parameter	Symbol	Ratings	Unit
Supply voltage (*1)	V_{CC}	-0.3 to +4.6	V
Input voltage (*1)	V_{IN}	-0.3 (*2) to $V_{CC}+0.3$	V
Operating temperature	T_{opr}	-25 to +85	°C
Storage temperature	T_{stg}	-65 to +150	°C

Note) *1. The maximum applicable voltage on any pin with respect to GND.

*2. Undershoot of -3.0V is allowed width of pluse bellow 50ns.

6. Recommended DC Operating Conditions

($T_a = -25^{\circ}\text{C}$ to $+85^{\circ}\text{C}$)

Parameter	Symbol	Min.	Typ.	Max.	Unit
Supply voltage	V_{CC}	2.7	3.0	3.6	V
Input voltage	V_{IH}	2.2		$V_{CC}+0.3$	V
	V_{IL}	-0.3 (*3)		0.8	V

Note) *3. Undershoot of -3.0V is allowed width of pluse below 50ns.

7. DC Electrical Characteristics

($T_a = -25^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $V_{CC} = 2.7\text{V}$ to 3.6V)

Parameter	Symbol	Conditions	Min.	Typ. (*4)	Max.	Unit
Input leakage current	I_{LI}	$V_{IN}=0\text{V}$ to V_{CC}	-1.0		1.0	μA
Output leakage current	I_{LO}	$\overline{CE_1}=V_{IH}$ or $CE_2=V_{IL}$ or $\overline{OE}=V_{IH}$ or $\overline{WE}=V_{IL}$ $V_{I/O}=0\text{V}$ to V_{CC}	-1.0		1.0	μA
Operating supply current	I_{CC}	$\overline{CE_1}=V_{IL}$, $V_{IN}=V_{IL}$ or V_{IH} $CE_2=V_{IH}$, $I_{I/O}=0\text{mA}$	t_{CYCLE} =Min		40	mA
	I_{CC1}	$\overline{CE_1}=0.2\text{V}$, $V_{IN}=0.2\text{V}$ or $V_{CC}-0.2\text{V}$ $CE_2=V_{CC}-0.2\text{V}$, $I_{I/O}=0\text{mA}$	t_{CYCLE} =1.0 μS		5	mA
Standby current	I_{SB}	$\overline{CE_1}, CE_2 \geq V_{CC}-0.2\text{V}$ or $CE_2 \leq 0.2\text{V}$		0.7	50	μA
	I_{SB1}	$\overline{CE_1}=V_{IH}$ or $CE_2=V_{IL}$			3	mA
Output voltage	V_{OL}	$I_{OL}=2.0\text{mA}$			0.4	V
	V_{OH}	$I_{OH}=-1.0\text{mA}$	2.4			V

Note) *4. Typical values at $V_{CC}=3.0\text{V}$, $T_a=25^{\circ}\text{C}$.

8. AC Electrical Characteristics

AC Test Conditions

Input pulse level	0.6 V to 2.2 V
Input rise and fall time	5 ns
Input and Output timing Ref. level	1.5 V
Output load	1 TTL + C _L (30 pF) (*5)

Note) *5. Including scope and jig capacitance.

Read cycle

(T_a = -25°C to +85°C, V_{cc} = 2.7 V to 3.6 V)

Parameter	Symbol	Min.	Max.	Unit	
Read cycle time	t _{RC}	70		ns	
Address access time	t _{AA}		70	ns	
CE ₁ access time	t _{ACE1}		70	ns	
CE ₂ access time	t _{ACE2}		70	ns	
Output enable to output valid	t _{OE}		35	ns	
Output hold from address change	t _{OH}	10		ns	
CE ₁ Low to output active	t _{LZ1}	10		ns	*6
CE ₂ High to output active	t _{LZ2}	10		ns	*6
OE Low to output active	t _{OLZ}	5		ns	*6
CE ₁ High to output in High impedance	t _{HZ1}	0	30	ns	*6
CE ₂ Low to output in High impedance	t _{HZ2}	0	30	ns	*6
OE High to output in High impedance	t _{OHZ}	0	30	ns	*6

Write cycle

(T_a = -25°C to +85°C, V_{cc} = 2.7 V to 3.6 V)

Parameter	Symbol	Min.	Max.	Unit	
Write cycle time	t _{WC}	70		ns	
Chip enable to end of write	t _{CW}	60		ns	
Address valid to end of write	t _{AW}	60		ns	
Address setup time	t _{AS}	0		ns	
Write pulse width	t _{WP}	50		ns	
Write recovery time	t _{WR}	0		ns	
Input data setup time	t _{DW}	30		ns	
Input data hold time	t _{DH}	0		ns	
WE High to output active	t _{OW}	5		ns	*6
WE Low to output in High impedance	t _{WZ}	0	30	ns	*6
OE High to output in High impedance	t _{OHZ}	0	30	ns	*6

Note) *6. Active output to High impedance and High impedance to output active tests specified for a ±200mV transition from steady state levels into the test load.

9. Data Retention Characteristics

(Ta = -25°C to +85°C)

Parameter	Symbol	Conditions	Min.	Typ. (*8)	Max.	Unit
Data Retention supply voltage	V _{CCDR}	$CE_2 \leq 0.2V$ or $\overline{CE}_1 \geq V_{CCDR} - 0.2V$ (*7)	2.0		3.6	V
Data Retention supply current	I _{CCDR}	V _{CCDR} = 3V $CE_2 \leq 0.2$ or $\overline{CE}_1 \geq V_{CCDR} - 0.2V$ (*7)		0.7	1.0	μA
Chip enable setup time	t _{CDR}		0			ms
Chip enable hold time	t _R		5			ms

Note) *7. $CE_2 \geq V_{CCDR} - 0.2V$ or $CE_2 \leq 0.2V$

*8. Typical values at Ta=25°C

10. Pin Capacitance

(Ta = 25°C, f = 1MHz)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Input capacitance	C _{IN}	V _{IN} = 0V			10	pF
I/O capacitance	C _{I/O}	V _{I/O} = 0V			10	pF



*9


*9

Note) *9. This parameter is sampled and not production tested.



11. Timing Chart

Read cycle timing chart - (*10)

Note) *10. \overline{WE} is high for Read cycle.Write cycle timing chart - (\overline{OE} Controlled)

Write cycle timing chart— (\overline{OE} Low fixed)

- Note) * 11. A write occurs during the overlap of a low \overline{CE}_1 , a high \overline{CE}_2 and a low \overline{WE} .
 A write begins at the latest transition among \overline{CE}_1 going low, \overline{CE}_2 going high and \overline{WE} going low.
 A write ends at the earliest transition among \overline{CE}_1 going high, \overline{CE}_2 going low and \overline{WE} going high. t_{WR} is measured from the beginning of write to the end of write.
- * 12. t_{CW} is measured from the later of \overline{CE}_1 going low or \overline{CE}_2 going high to the end of write.
- * 13. t_{AS} is measured from the address valid to the beginning of write.
- * 14. t_{WR} is measured from the end of write to the address change. t_{WR1} applies in case a write ends at \overline{CE}_1 or \overline{WE} going high. t_{WR2} applies in case a write ends at \overline{CE}_2 going low.
- * 15. During this period, I/O pins are in the output state, therefore the input signals of opposite phase to the outputs must not be applied.
- * 16. If \overline{CE}_1 goes low simultaneously with \overline{WE} going low or after \overline{WE} going low, the outputs remain in high impedance state.
- * 17. If \overline{CE}_1 goes high simultaneously with \overline{WE} going high or before \overline{WE} going high, the outputs remain in high impedance state.

Data Retention timing chart— (\overline{CE}_1 Controlled) (*18)Data Retention timing chart— (CE_2 Controlled)

Note) *18. To control the data retention mode at \overline{CE}_1 , fix the input level of CE_2 between V_{CCDR} and $V_{CCDR} - 0.2 V$ or 0 V and 0.2 V during the data retention mode.