

# 74AUP1T58

Low-power configurable gate with voltage-level translator

Rev. 02 — 29 September 2009

Product data sheet

## 1. General description

The 74AUP1T58 provides low-power, low-voltage configurable logic gate functions. The output state is determined by eight patterns of 3-bit input. The user can choose the logic functions AND, OR, NAND, NOR, XOR, inverter and buffer. All inputs can be connected to V<sub>CC</sub> or GND.

This device ensures a very low static and dynamic power consumption across the entire V<sub>CC</sub> range from 2.3 V to 3.6 V.

The 74AUP1T58 is designed for logic-level translation applications with input switching levels that accept 1.8 V low-voltage CMOS signals, while operating from either a single 2.5 V or 3.3 V supply voltage.

The wide supply voltage range ensures normal operation as battery voltage drops from 3.6 V to 2.3 V.

This device is fully specified for partial power-down applications using I<sub>OFF</sub>.

The I<sub>OFF</sub> circuitry disables the output, preventing the damaging backflow current through the device when it is powered down.

Schmitt trigger inputs make the circuit tolerant to slower input rise and fall times across the entire V<sub>CC</sub> range.

## 2. Features

- Wide supply voltage range from 2.3 V to 3.6 V
- High noise immunity
- ESD protection:
  - ◆ HBM JESD22-A114F Class 3A exceeds 5000 V
  - ◆ MM JESD22-A115-A exceeds 200 V
  - ◆ CDM JESD22-C101C exceeds 1000 V
- Low static power consumption; I<sub>CC</sub> = 1.5 µA (maximum)
- Latch-up performance exceeds 100 mA per JESD 78B Class II
- Inputs accept voltages up to 3.6 V
- Low noise overshoot and undershoot < 10 % of V<sub>CC</sub>
- I<sub>OFF</sub> circuitry provides partial Power-down mode operation
- Multiple package options
- Specified from -40 °C to +85 °C and -40 °C to +125 °C

### 3. Ordering information

**Table 1. Ordering information**

Type number	Package			
	Temperature range	Name	Description	Version
74AUP1T58GW	−40 °C to +125 °C	SC-88	plastic surface-mounted package; 6 leads	SOT363
74AUP1T58GM	−40 °C to +125 °C	XSON6	plastic extremely thin small outline package; no leads; 6 terminals; body 1 × 1.45 × 0.5 mm	SOT886
74AUP1T58GF	−40 °C to +125 °C	XSON6	plastic extremely thin small outline package; no leads; 6 terminals; body 1 × 1 × 0.5 mm	SOT891


### 4. Marking

**Table 2. Marking**

Type number	Marking code <sup>[1]</sup>
74AUP1T58GW	a8
74AUP1T58GM	a8
74AUP1T58GF	a8

[1] The pin 1 indicator is located on the lower left corner of the device, below the marking code.




### 5. Functional diagram



**Fig 1. Logic symbol**

## 6. Pinning information

### 6.1 Pinning

 <p><b>Fig 2.</b> Pin configuration SOT363 (SC-88)</p>	 <p><b>Fig 3.</b> Pin configuration SOT886 (XSON6)</p>	 <p><b>Fig 4.</b> Pin configuration SOT891 (XSON6)</p>
---	---	---

### 6.2 Pin description

**Table 3.** Pin description

Symbol	Pin	Description
B	1	data input
GND	2	ground (0 V)
A	3	data input
Y	4	data output
V <sub>CC</sub>	5	supply voltage
C	6	data input

## 7. Functional description

**Table 4.** Function table<sup>[1]</sup>


Input			Output
C	B	A	Y
L	L	L	L
L	L	H	H
L	H	L	L
L	H	H	H
H	L	L	H
H	L	H	H
H	H	L	L
H	H	H	L

[1] H = HIGH voltage level;  
L = LOW voltage level.


## 7.1 Logic configurations

**Table 5. Function selection table**


Logic function	Figure
2-input NAND	<a href="#">see Figure 5</a>
2-input NAND with both inputs inverted	<a href="#">see Figure 8</a>
2-input AND with inverted input	<a href="#">see Figure 6 and 7</a>
2-input NOR with inverted input	<a href="#">see Figure 6 and 7</a>
2-input OR	<a href="#">see Figure 8</a>
2-input OR with both inputs inverted	<a href="#">see Figure 5</a>
2-input XOR	<a href="#">see Figure 9</a>
Buffer	<a href="#">see Figure 10</a>
Inverter	<a href="#">see Figure 11</a>




**Fig 5. 2-input NAND gate or 2-input OR gate with both inputs inverted**




**Fig 6. 2-input AND gate with input B inverted or 2-input NOR gate with inverted C input**




**Fig 7. 2-input AND gate with input C inverted or 2-input NOR gate with inverted A input**



**Fig 8. 2-input OR gate or 2-input NAND gate with both inputs inverted**



**Fig 9. 2-input XOR gate**



**Fig 10. Buffer**




Fig 11. Inverter

## 8. Limiting values

Table 6. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CC</sub>	supply voltage		-0.5	+4.6	V
I <sub>IK</sub>	input clamping current	V <sub>I</sub> < 0 V	-50	-	mA
V <sub>I</sub>	input voltage		[1] -0.5	+4.6	V
I <sub>OK</sub>	output clamping current	V <sub>O</sub> < 0 V	-50	-	mA
V <sub>O</sub>	output voltage	Active mode and Power-down mode	[1] -0.5	+4.6	V
I <sub>O</sub>	output current	V <sub>O</sub> = 0 V to V <sub>CC</sub>	-	±20	mA
I <sub>CC</sub>	supply current		-	50	mA
I <sub>GND</sub>	ground current		-50	-	mA
T <sub>stg</sub>	storage temperature		-65	+150	°C
P <sub>tot</sub>	total power dissipation	T <sub>amb</sub> = -40 °C to +125 °C	[2] -	250	mW

[1] The minimum input and output voltage ratings may be exceeded if the input and output current ratings are observed.

[2] For SC-88 package: above 87.5 °C the value of P<sub>tot</sub> derates linearly with 4.0 mW/K.

For XSON6 packages: above 118 °C the value of P<sub>tot</sub> derates linearly with 7.8 mW/K.

## 9. Recommended operating conditions

Table 7. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CC</sub>	supply voltage		2.3	3.6	V
V <sub>I</sub>	input voltage		0	3.6	V
V <sub>O</sub>	output voltage	Active mode	0	V <sub>CC</sub>	V
		Power-down mode; V <sub>CC</sub> = 0 V	0	3.6	V
T <sub>amb</sub>	ambient temperature		-40	+125	°C

## 10. Static characteristics

**Table 8. Static characteristics**

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>T<sub>amb</sub> = 25 °C</b>						
V <sub>T+</sub>	positive-going threshold voltage	V <sub>CC</sub> = 2.3 V to 2.7 V	0.60	-	1.10	V
		V <sub>CC</sub> = 3.0 V to 3.6 V	0.75	-	1.16	V
V <sub>T-</sub>	negative-going threshold voltage	V <sub>CC</sub> = 2.3 V to 2.7 V	0.35	-	0.60	V
		V <sub>CC</sub> = 3.0 V to 3.6 V	0.50	-	0.85	V
V <sub>H</sub>	hysteresis voltage	(V <sub>H</sub> = V <sub>T+</sub> - V <sub>T-</sub> )				
		V <sub>CC</sub> = 2.3 V to 2.7 V	0.23	-	0.60	V
		V <sub>CC</sub> = 3.0 V to 3.6 V	0.25	-	0.56	V
V <sub>OH</sub>	HIGH-level output voltage	V <sub>I</sub> = V <sub>T+</sub> or V <sub>T-</sub>				
		I <sub>O</sub> = -20 µA; V <sub>CC</sub> = 2.3 V to 3.6 V	V <sub>CC</sub> - 0.1	-	-	V
		I <sub>O</sub> = -2.3 mA; V <sub>CC</sub> = 2.3 V	2.05	-	-	V
		I <sub>O</sub> = -3.1 mA; V <sub>CC</sub> = 2.3 V	1.9	-	-	V
		I <sub>O</sub> = -2.7 mA; V <sub>CC</sub> = 3.0 V	2.72	-	-	V
		I <sub>O</sub> = -4.0 mA; V <sub>CC</sub> = 3.0 V	2.6	-	-	V
V <sub>OL</sub>	LOW-level output voltage	V <sub>I</sub> = V <sub>T+</sub> or V <sub>T-</sub>				
		I <sub>O</sub> = 20 µA; V <sub>CC</sub> = 2.3 V to 3.6 V	-	-	0.10	V
		I <sub>O</sub> = 2.3 mA; V <sub>CC</sub> = 2.3 V	-	-	0.31	V
		I <sub>O</sub> = 3.1 mA; V <sub>CC</sub> = 2.3 V	-	-	0.44	V
		I <sub>O</sub> = 2.7 mA; V <sub>CC</sub> = 3.0 V	-	-	0.31	V
		I <sub>O</sub> = 4.0 mA; V <sub>CC</sub> = 3.0 V	-	-	0.44	V
I <sub>I</sub>	input leakage current	V <sub>I</sub> = GND to 3.6 V; V <sub>CC</sub> = 0 V to 3.6 V	-	-	±0.1	µA
I <sub>OFF</sub>	power-off leakage current	V <sub>I</sub> or V <sub>O</sub> = 0 V to 3.6 V; V <sub>CC</sub> = 0 V	-	-	±0.1	µA
ΔI <sub>OFF</sub>	additional power-off leakage current	V <sub>I</sub> or V <sub>O</sub> = 0 V to 3.6 V; V <sub>CC</sub> = 0 V to 0.2 V	-	-	±0.2	µA
I <sub>CC</sub>	supply current	V <sub>I</sub> = GND or V <sub>CC</sub> ; I <sub>O</sub> = 0 A; V <sub>CC</sub> = 2.3 V to 3.6 V	-	-	1.2	µA
C <sub>I</sub>	input capacitance	V <sub>CC</sub> = 0 V to 3.6 V; V <sub>I</sub> = GND or V <sub>CC</sub>	-	0.8	-	pF
C <sub>O</sub>	output capacitance	V <sub>O</sub> = GND; V <sub>CC</sub> = 0 V	-	1.7	-	pF
<b>T<sub>amb</sub> = -40 °C to +85 °C</b>						
V <sub>T+</sub>	positive-going threshold voltage	V <sub>CC</sub> = 2.3 V to 2.7 V	0.60	-	1.10	V
		V <sub>CC</sub> = 3.0 V to 3.6 V	0.75	-	1.19	V
V <sub>T-</sub>	negative-going threshold voltage	V <sub>CC</sub> = 2.3 V to 2.7 V	0.35	-	0.60	V
		V <sub>CC</sub> = 3.0 V to 3.6 V	0.50	-	0.85	V
V <sub>H</sub>	hysteresis voltage	(V <sub>H</sub> = V <sub>T+</sub> - V <sub>T-</sub> )				
		V <sub>CC</sub> = 2.3 V to 2.7 V	0.10	-	0.60	V
		V <sub>CC</sub> = 3.0 V to 3.6 V	0.15	-	0.56	V

**Table 8. Static characteristics ...continued**

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit	
$V_{OH}$	HIGH-level output voltage	$V_I = V_{T+}$ or $V_{T-}$					
		$I_O = -20 \mu A; V_{CC} = 2.3 V$ to $3.6 V$	$V_{CC} - 0.1$	-	-	V	
		$I_O = -2.3 mA; V_{CC} = 2.3 V$	1.97	-	-	V	
		$I_O = -3.1 mA; V_{CC} = 2.3 V$	1.85	-	-	V	
		$I_O = -2.7 mA; V_{CC} = 3.0 V$	2.67	-	-	V	
$V_{OL}$	LOW-level output voltage	$I_O = -4.0 mA; V_{CC} = 3.0 V$	2.55	-	-	V	
		$V_I = V_{T+}$ or $V_{T-}$					
		$I_O = 20 \mu A; V_{CC} = 2.3 V$ to $3.6 V$	-	-	0.1	V	
		$I_O = 2.3 mA; V_{CC} = 2.3 V$	-	-	0.33	V	
		$I_O = 3.1 mA; V_{CC} = 2.3 V$	-	-	0.45	V	
$I_I$	input leakage current	$I_O = 2.7 mA; V_{CC} = 3.0 V$	-	-	0.33	V	
		$I_O = 4.0 mA; V_{CC} = 3.0 V$	-	-	0.45	V	
		$V_I = GND$ to $3.6 V$ ; $V_{CC} = 0 V$ to $3.6 V$	-	-	$\pm 0.5$	$\mu A$	
		$I_{OFF}$ power-off leakage current	$V_I$ or $V_O = 0 V$ to $3.6 V$ ; $V_{CC} = 0 V$	-	-	$\pm 0.5$	$\mu A$
		$\Delta I_{OFF}$ additional power-off leakage current	$V_I$ or $V_O = 0 V$ to $3.6 V$ ; $V_{CC} = 0 V$ to $0.2 V$	-	-	$\pm 0.5$	$\mu A$
$I_{CC}$	supply current	$V_I = GND$ or $V_{CC}$ ; $I_O = 0 A$ ; $V_{CC} = 2.3 V$ to $3.6 V$	-	-	1.5	$\mu A$	
$\Delta I_{CC}$	additional supply current	$V_{CC} = 2.3 V$ to $2.7 V$ ; $I_O = 0 A$	[1]	-	4	$\mu A$	
		$V_{CC} = 3.0 V$ to $3.6 V$ ; $I_O = 0 A$	[2]	-	12	$\mu A$	
<b><math>T_{amb} = -40^{\circ}C</math> to <math>+125^{\circ}C</math></b>							
$V_{T+}$	positive-going threshold voltage	$V_{CC} = 2.3 V$ to $2.7 V$	0.60	-	1.10	V	
		$V_{CC} = 3.0 V$ to $3.6 V$	0.75	-	1.19	V	
$V_{T-}$	negative-going threshold voltage	$V_{CC} = 2.3 V$ to $2.7 V$	0.33	-	0.64	V	
		$V_{CC} = 3.0 V$ to $3.6 V$	0.46	-	0.85	V	
$V_H$	hysteresis voltage ( $V_H = V_{T+} - V_{T-}$ )	$V_{CC} = 2.3 V$ to $2.7 V$	0.10	-	0.60	V	
		$V_{CC} = 3.0 V$ to $3.6 V$	0.15	-	0.56	V	
$V_{OH}$	HIGH-level output voltage	$V_I = V_{T+}$ or $V_{T-}$					
		$I_O = -20 \mu A; V_{CC} = 2.3 V$ to $3.6 V$	$V_{CC} - 0.11$	-	-	V	
		$I_O = -2.3 mA; V_{CC} = 2.3 V$	1.77	-	-	V	
		$I_O = -3.1 mA; V_{CC} = 2.3 V$	1.67	-	-	V	
		$I_O = -2.7 mA; V_{CC} = 3.0 V$	2.40	-	-	V	
$V_{OL}$	LOW-level output voltage	$I_O = -4.0 mA; V_{CC} = 3.0 V$	2.30	-	-	V	
		$V_I = V_{T+}$ or $V_{T-}$					
		$I_O = 20 \mu A; V_{CC} = 2.3 V$ to $3.6 V$	-	-	0.11	V	
		$I_O = 2.3 mA; V_{CC} = 2.3 V$	-	-	0.36	V	
		$I_O = 3.1 mA; V_{CC} = 2.3 V$	-	-	0.50	V	
$I_I$	input leakage current	$I_O = 2.7 mA; V_{CC} = 3.0 V$	-	-	0.36	V	
		$I_O = 4.0 mA; V_{CC} = 3.0 V$	-	-	0.50	V	
		$V_I = GND$ to $3.6 V$ ; $V_{CC} = 0 V$ to $3.6 V$	-	-	$\pm 0.75$	$\mu A$	

**Table 8. Static characteristics ...continued**

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$I_{OFF}$	power-off leakage current	$V_I$ or $V_O = 0$ V to 3.6 V; $V_{CC} = 0$ V	-	-	$\pm 0.75$	$\mu A$
$\Delta I_{OFF}$	additional power-off leakage current	$V_I$ or $V_O = 0$ V to 3.6 V; $V_{CC} = 0$ V to 0.2 V	-	-	$\pm 0.75$	$\mu A$
$I_{CC}$	supply current	$V_I = \text{GND}$ or $V_{CC}$ ; $I_O = 0$ A; $V_{CC} = 2.3$ V to 3.6 V	-	-	3.5	$\mu A$
$\Delta I_{CC}$	additional supply current	$V_{CC} = 2.3$ V to 2.7 V; $I_O = 0$ A	[1]	-	7	$\mu A$
		$V_{CC} = 3.0$ V to 3.6 V; $I_O = 0$ A	[2]	-	22	$\mu A$

[1] One input at 0.3 V or 1.1 V, other input at  $V_{CC}$  or GND.[2] One input at 0.45 V or 1.2 V, other input at  $V_{CC}$  or GND.

## 11. Dynamic characteristics

**Table 9. Dynamic characteristics**Voltages are referenced to GND (ground = 0 V); for test circuit see [Figure 13](#).

Symbol	Parameter	Conditions	25 °C			−40 °C to +125 °C			Unit
			Min	Typ[1]	Max	Min	Max (85 °C)	Max (125 °C)	
<b><math>V_{CC} = 2.3</math> V to 2.7 V; <math>V_I = 1.65</math> V to 1.95 V</b>									
$t_{pd}$	propagation delay	A, B, C to Y; see <a href="#">Figure 12</a>	[2]						
		$C_L = 5$ pF	2.1	3.6	5.6	0.5	6.8	7.5	ns
		$C_L = 10$ pF	2.6	4.1	6.2	1.0	7.9	8.7	ns
		$C_L = 15$ pF	3.0	4.6	6.8	1.0	8.7	9.6	ns
		$C_L = 30$ pF	4.0	5.8	8.1	1.5	10.8	11.9	ns
<b><math>V_{CC} = 2.3</math> V to 2.7 V; <math>V_I = 2.3</math> V to 2.7 V</b>									
$t_{pd}$	propagation delay	A, B, C to Y; see <a href="#">Figure 12</a>	[2]						
		$C_L = 5$ pF	1.7	3.4	5.5	0.5	6.0	6.6	ns
		$C_L = 10$ pF	2.2	4.0	6.2	1.0	7.1	7.9	ns
		$C_L = 15$ pF	2.6	4.5	6.8	1.0	7.9	8.7	ns
		$C_L = 30$ pF	3.5	5.6	8.1	1.5	10.0	11.0	ns
<b><math>V_{CC} = 2.3</math> V to 2.7 V; <math>V_I = 3.0</math> V to 3.6 V</b>									
$t_{pd}$	propagation delay	A, B, C to Y; see <a href="#">Figure 12</a>	[2]						
		$C_L = 5$ pF	1.4	3.2	5.1	0.5	5.5	6.1	ns
		$C_L = 10$ pF	1.9	3.7	5.8	1.0	6.5	7.2	ns
		$C_L = 15$ pF	2.2	4.2	6.3	1.0	7.4	8.2	ns
		$C_L = 30$ pF	3.2	5.4	7.7	1.5	9.5	10.5	ns
<b><math>V_{CC} = 3.0</math> V to 3.6 V; <math>V_I = 1.65</math> V to 1.95 V</b>									
$t_{pd}$	propagation delay	A, B, C to Y; see <a href="#">Figure 12</a>	[2]						
		$C_L = 5$ pF	2.0	2.9	4.0	0.5	8.0	8.8	ns
		$C_L = 10$ pF	2.4	3.5	4.7	1.0	8.5	9.4	ns
		$C_L = 15$ pF	2.8	3.9	5.3	1.0	9.1	10.1	ns
		$C_L = 30$ pF	3.6	5.1	6.7	1.5	9.8	10.8	ns

**Table 9. Dynamic characteristics ...continued**Voltages are referenced to GND (ground = 0 V); for test circuit see [Figure 13](#).

Symbol	Parameter	Conditions	25 °C			−40 °C to +125 °C			Unit
			Min	Typ <sup>[1]</sup>	Max	Min	Max (85 °C)	Max (125 °C)	
<b>V<sub>CC</sub> = 3.0 V to 3.6 V; V<sub>I</sub> = 2.3 V to 2.7 V</b>									
t <sub>pd</sub>	propagation delay	A, B, C to Y; see <a href="#">Figure 12</a> <sup>[2]</sup>							
		C <sub>L</sub> = 5 pF	1.6	2.8	4.4	0.5	5.3	5.9	ns
		C <sub>L</sub> = 10 pF	2.1	3.4	5.1	1.0	6.1	6.8	ns
		C <sub>L</sub> = 15 pF	2.4	3.9	5.6	1.0	6.8	7.5	ns
		C <sub>L</sub> = 30 pF	3.4	5.0	7.0	1.5	8.5	9.4	ns
<b>V<sub>CC</sub> = 3.0 V to 3.6 V; V<sub>I</sub> = 3.0 V to 3.6 V</b>									
t <sub>pd</sub>	propagation delay	A, B, C to Y; see <a href="#">Figure 12</a> <sup>[2]</sup>							
		C <sub>L</sub> = 5 pF	1.3	2.8	4.4	0.5	4.7	5.2	ns
		C <sub>L</sub> = 10 pF	1.7	3.3	5.1	1.0	5.7	6.3	ns
		C <sub>L</sub> = 15 pF	2.1	3.8	5.7	1.0	6.2	6.9	ns
		C <sub>L</sub> = 30 pF	3.1	4.9	7.0	1.5	7.8	8.6	ns
<b>T<sub>amb</sub> = 25 °C</b>									
C <sub>PD</sub>	power dissipation capacitance	f <sub>i</sub> = 1 MHz; V <sub>I</sub> = GND to V <sub>CC</sub> <sup>[3]</sup>							
		V <sub>CC</sub> = 2.3 V to 2.7 V	-	3.6	-	-	-	-	pF
		V <sub>CC</sub> = 3.0 V to 3.6 V	-	4.3	-	-	-	-	pF

[1] All typical values are measured at nominal V<sub>CC</sub>.[2] t<sub>pd</sub> is the same as t<sub>PLH</sub> and t<sub>PHL</sub>.[3] C<sub>PD</sub> is used to determine the dynamic power dissipation (P<sub>D</sub> in  $\mu$ W).


$$P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \sum(C_L \times V_{CC}^2 \times f_o)$$

f<sub>i</sub> = input frequency in MHz;f<sub>o</sub> = output frequency in MHz;C<sub>L</sub> = output load capacitance in pF;V<sub>CC</sub> = supply voltage in V;

N = number of inputs switching;

 $\sum(C_L \times V_{CC}^2 \times f_o)$  = sum of the outputs.

## 12. Waveforms




Measurement points are given in [Table 10](#).

$V_{OL}$  and  $V_{OH}$  are typical output voltage levels that occur with the output load.

**Fig 12. Input A, B and C to output Y propagation delay times**

**Table 10. Measurement points**

Supply voltage	Output	Input		
$V_{CC}$ 2.3 V to 3.6 V	$V_M$ $0.5 \times V_{CC}$	$V_M$ $0.5 \times V_I$	$V_I$ 1.65 V to 3.6 V	$t_r = t_f$ $\leq 3.0$ ns



Test data is given in [Table 11](#).

Definitions for test circuit:

$R_L$  = Load resistance.

$C_L$  = Load capacitance including jig and probe capacitance.

$R_T$  = Termination resistance should be equal to the output impedance  $Z_o$  of the pulse generator.

$V_{EXT}$  = External voltage for measuring switching times.

**Fig 13. Load circuitry for switching times**

**Table 11. Test data**


Supply voltage	Load		$V_{EXT}$		
$V_{CC}$	$C_L$	$R_L$ <sup>[1]</sup>	$t_{PLH}, t_{PHL}$	$t_{PZH}, t_{PHZ}$	$t_{PZL}, t_{PLZ}$
2.3 V to 3.6 V	5 pF, 10 pF, 15 pF and 30 pF	5 kΩ or 1 MΩ	open	GND	$2 \times V_{CC}$

[1] For measuring enable and disable times  $R_L = 5 \text{ k}\Omega$ , for measuring propagation delays, setup and hold times and pulse width  $R_L = 1 \text{ M}\Omega$ .

## 13. Package outline

Plastic surface-mounted package; 6 leads

SOT363



DIMENSIONS (mm are the original dimensions)

UNIT	A	$A_1$ max	$b_p$	c	D	E	e	$e_1$	$H_E$	$L_p$	Q	v	w	y
mm	1.1 0.8	0.1	0.30 0.20	0.25 0.10	2.2 1.8	1.35 1.15	1.3	0.65	2.2 2.0	0.45 0.15	0.25 0.15	0.2	0.2	0.1

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT363			SC-88			-04-11-08- 06-03-16

Fig 14. Package outline SOT363 (SC-88)

XSON6: plastic extremely thin small outline package; no leads; 6 terminals; body 1 x 1.45 x 0.5 mm

SOT886





Fig 15. Package outline SOT886 (XSON6)

XSON6: plastic extremely thin small outline package; no leads; 6 terminals; body 1 x 1 x 0.5 mm

SOT891



## DIMENSIONS (mm are the original dimensions)

UNIT	A max	A <sub>1</sub> max	b	D	E	e	e <sub>1</sub>	L	L <sub>1</sub>
mm	0.5	0.04	0.20 0.12	1.05 0.95	1.05 0.95	0.55	0.35	0.35 0.27	0.40 0.32

## Note

1. Can be visible in some manufacturing processes.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT891						-05-04-06 07-05-15

Fig 16. Package outline SOT891 (XSON6)

## 14. Abbreviations

**Table 12. Abbreviations**

Acronym	Description
CDM	Charged Device Model
CMOS	Complementary Metal Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
HBM	Human Body Model
MM	Machine Model

## 15. Revision history

**Table 13. Revision history**

Document ID	Release date	Data sheet status	Change notice	Supersedes
74AUP1T58_2	20090929	Product data sheet	-	74AUP1T58_1
		• <a href="#">Table 2</a> : Marking code changed from p8 into a8. • <a href="#">Table 6</a> : Derating factor XSON6 packages has been changed.		
74AUP1T58_1	20080306	Product data sheet	-	-

## 16. Legal information

### 16.1 Data sheet status

Document status <sup>[1][2]</sup>	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

### 16.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

**Short data sheet** — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

### 16.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental

damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

**Limiting values** — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Terms and conditions of sale** — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

### 16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

## 17. Contact information

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

## 18. Contents

<b>1</b>	<b>General description</b> .....	<b>1</b>
<b>2</b>	<b>Features</b> .....	<b>1</b>
<b>3</b>	<b>Ordering information</b> .....	<b>2</b>
<b>4</b>	<b>Marking</b> .....	<b>2</b>
<b>5</b>	<b>Functional diagram</b> .....	<b>2</b>
<b>6</b>	<b>Pinning information</b> .....	<b>3</b>
6.1	Pinning .....	3
6.2	Pin description .....	3
<b>7</b>	<b>Functional description</b> .....	<b>3</b>
7.1	Logic configurations .....	4
<b>8</b>	<b>Limiting values</b> .....	<b>5</b>
<b>9</b>	<b>Recommended operating conditions</b> .....	<b>5</b>
<b>10</b>	<b>Static characteristics</b> .....	<b>6</b>
<b>11</b>	<b>Dynamic characteristics</b> .....	<b>8</b>
<b>12</b>	<b>Waveforms</b> .....	<b>10</b>
<b>13</b>	<b>Package outline</b> .....	<b>12</b>
<b>14</b>	<b>Abbreviations</b> .....	<b>15</b>
<b>15</b>	<b>Revision history</b> .....	<b>15</b>
<b>16</b>	<b>Legal information</b> .....	<b>16</b>
16.1	Data sheet status .....	16
16.2	Definitions .....	16
16.3	Disclaimers .....	16
16.4	Trademarks .....	16
<b>17</b>	<b>Contact information</b> .....	<b>16</b>
<b>18</b>	<b>Contents</b> .....	<b>17</b>

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

founded by

**PHILIPS**

© NXP B.V. 2009.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

Date of release: 29 September 2009

Document identifier: 74AUP1T58\_2