

# International **IR** Rectifier


## RADIATION HARDENED LOGIC LEVEL POWER MOSFET SURFACE MOUNT (SMD-2)

PD-97177A

**IRHLNA77064**  
**60V, N-CHANNEL**  
**R<sub>7</sub> TECHNOLOGY**

### Product Summary

Part Number	Radiation Level	R <sub>D5(on)</sub>	I <sub>D</sub>
IRHLNA77064	100K Rads (Si)	0.012Ω	56A*
IRHLNA73064	300K Rads (Si)	0.012Ω	56A*



SMD-2

International Rectifier's R<sub>7</sub>™ Logic Level Power MOSFETs provide simple solution to interfacing CMOS and TTL control circuits to power devices in space and other radiation environments. The threshold voltage remains within acceptable operating limits over the full operating temperature and post radiation. This is achieved while maintaining single event gate rupture and single event burnout immunity.

These devices are used in applications such as current boost low signal source in PWM, voltage comparator and operational amplifiers.

### Features:

- 5V CMOS and TTL Compatible
- Fast Switching
- Single Event Effect (SEE) Hardened
- Low Total Gate Charge
- Simple Drive Requirements
- Ease of Parallelizing
- Hermetically Sealed
- Ceramic Package
- Surface Mount
- Light Weight

### Absolute Maximum Ratings

### Pre-Irradiation

	Parameter	Units	
I <sub>D</sub> @ V <sub>GS</sub> = 4.5V, T <sub>C</sub> = 25°C	Continuous Drain Current	A	56*
I <sub>D</sub> @ V <sub>GS</sub> = 4.5V, T <sub>C</sub> = 100°C	Continuous Drain Current		56*
I <sub>DM</sub>	Pulsed Drain Current ①		224
P <sub>D</sub> @ T <sub>C</sub> = 25°C	Max. Power Dissipation	W	250
	Linear Derating Factor	W/°C	2.0
V <sub>GS</sub>	Gate-to-Source Voltage	V	±10
E <sub>AS</sub>	Single Pulse Avalanche Energy ②	mJ	402
I <sub>AR</sub>	Avalanche Current ①	A	56
E <sub>AR</sub>	Repetitive Avalanche Energy ①	mJ	25
dV/dt	Peak Diode Recovery dV/dt ③	V/ns	6.9
T <sub>J</sub>	Operating Junction	°C	-55 to 150
T <sub>STG</sub>	Storage Temperature Range		300 (for 5s)
	Pckg. Mounting Surface Temp.		3.3 (Typical)
	Weight	g	

\* Current is limited by package

For footnotes refer to the last page

[www.irf.com](http://www.irf.com)

1

04/06/07

**Electrical Characteristics @  $T_j = 25^\circ\text{C}$  (Unless Otherwise Specified)**

	Parameter	Min	Typ	Max	Units	Test Conditions
BVDSS	Drain-to-Source Breakdown Voltage	60	—	—	V	$V_{GS} = 0\text{V}$ , $I_D = 250\mu\text{A}$
$\Delta BVDSS/\Delta T_J$	Temperature Coefficient of Breakdown Voltage	—	0.07	—	$\text{V}/^\circ\text{C}$	Reference to $25^\circ\text{C}$ , $I_D = 1.0\text{mA}$
RDS(on)	Static Drain-to-Source On-State Resistance	—	—	0.012	$\Omega$	$V_{GS} = 4.5\text{V}$ , $I_D = 56\text{A}$ ④
$V_{GS(\text{th})}$	Gate Threshold Voltage	1.0	—	2.0	V	$V_{DS} = V_{GS}$ , $I_D = 250\mu\text{A}$
$\Delta V_{GS(\text{th})}/\Delta T_J$	Gate Threshold Voltage Coefficient	—	-6.6	—	$\text{mV}/^\circ\text{C}$	
$g_{fs}$	Forward Transconductance	32	—	—	S	$V_{DS} = 10\text{V}$ , $I_{DS} = 56\text{A}$ ④
$I_{DSS}$	Zero Gate Voltage Drain Current	—	—	1.0	$\mu\text{A}$	$V_{DS} = 48\text{V}$ , $V_{GS}=0\text{V}$
		—	—	10		$V_{DS} = 48\text{V}$ , $V_{GS} = 0\text{V}$ , $T_J = 125^\circ\text{C}$
$I_{GSS}$	Gate-to-Source Leakage Forward	—	—	100	nA	$V_{GS} = 10\text{V}$
$I_{GSS}$	Gate-to-Source Leakage Reverse	—	—	-100		$V_{GS} = -10\text{V}$
$Q_g$	Total Gate Charge	—	—	151	nC	$V_{GS} = 4.5\text{V}$ , $I_D = 56\text{A}$
$Q_{gs}$	Gate-to-Source Charge	—	—	30		$V_{DS} = 30\text{V}$
$Q_{gd}$	Gate-to-Drain ('Miller') Charge	—	—	70		
$t_{d(on)}$	Turn-On Delay Time	—	—	51	ns	$V_{DD} = 30\text{V}$ , $I_D = 56\text{A}$ , $V_{GS} = 4.5\text{V}$ , $R_G = 2.35\Omega$
$t_r$	Rise Time	—	—	170		
$t_{d(off)}$	Turn-Off Delay Time	—	—	110		
$t_f$	Fall Time	—	—	17		
$L_S + L_D$	Total Inductance	—	4.0	—	nH	Measured from the center of drain pad to center of source pad
Ciss	Input Capacitance	—	10220	—	pF	$V_{GS} = 0\text{V}$ , $V_{DS} = 25\text{V}$ $f = 100\text{KHz}$
Coss	Output Capacitance	—	2343	—		
Crss	Reverse Transfer Capacitance	—	40	—		
Rg	Gate Resistance	—	0.56	—	$\Omega$	$f = 1.0\text{MHz}$ , open drain

**Source-Drain Diode Ratings and Characteristics**

	Parameter	Min	Typ	Max	Units	Test Conditions
$I_S$	Continuous Source Current (Body Diode)	—	—	56*	A	$T_j = 25^\circ\text{C}$ , $I_S = 56\text{A}$ , $V_{GS} = 0\text{V}$ ④
$I_{SM}$	Pulse Source Current (Body Diode) ①	—	—	224		
VSD	Diode Forward Voltage	—	—	1.2	V	
$t_{rr}$	Reverse Recovery Time	—	—	214	ns	$T_j = 25^\circ\text{C}$ , $I_F = 56\text{A}$ , $di/dt \leq 100\text{A}/\mu\text{s}$
QRR	Reverse Recovery Charge	—	—	1.16	$\mu\text{C}$	$V_{DD} \leq 30\text{V}$ ④
$t_{on}$	Forward Turn-On Time	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$ .				

\* Current is limited by package

**Thermal Resistance**

	Parameter	Min	Typ	Max	Units	Test Conditions
RthJC	Junction-to-Case	—	—	0.5	$^\circ\text{C}/\text{W}$	soldered to a 2" square copper-cladboard
RthJ-PCB	Junction-to-PC board	—	1.6	—		

Note: Corresponding Spice and Saber models are available on International Rectifier Web site.

For footnotes refer to the last page

## Radiation Characteristics

IRHLNA77064

International Rectifier Radiation Hardened MOSFETs are tested to verify their radiation hardness capability. The hardness assurance program at International Rectifier is comprised of two radiation environments. Every manufacturing lot is tested for total ionizing dose (per notes 5 and 6) using the TO-3 package. Both pre- and post-irradiation performance are tested and specified using the same drive circuitry and test conditions in order to provide a direct comparison.

**Table 1. Electrical Characteristics @  $T_j = 25^\circ\text{C}$ , Post Total Dose Irradiation <sup>⑤⑥</sup>**


	Parameter	Upto 300K Rads (Si) <sup>1</sup>		Units	Test Conditions <sup>⑧</sup>
		Min	Max		
$\text{BV}_{\text{DSS}}$	Drain-to-Source Breakdown Voltage	60	—	V	$\text{V}_{\text{GS}} = 0\text{V}, \text{I}_D = 250\mu\text{A}$
$\text{V}_{\text{GS}(\text{th})}$	Gate Threshold Voltage	1.0	2.0		$\text{V}_{\text{GS}} = \text{V}_{\text{DS}}, \text{I}_D = 250\mu\text{A}$
$\text{I}_{\text{GSS}}$	Gate-to-Source Leakage Forward	—	100	nA	$\text{V}_{\text{GS}} = 10\text{V}$
$\text{I}_{\text{GSS}}$	Gate-to-Source Leakage Reverse	—	-100		$\text{V}_{\text{GS}} = -10\text{V}$
$\text{I}_{\text{DSS}}$	Zero Gate Voltage Drain Current	—	10	$\mu\text{A}$	$\text{V}_{\text{DS}} = 48\text{V}, \text{V}_{\text{GS}} = 0\text{V}$
$\text{R}_{\text{DS}(\text{on})}$	Static Drain-to-Source <sup>④</sup> On-State Resistance (TO-3)	—	0.01	$\Omega$	$\text{V}_{\text{GS}} = 4.5\text{V}, \text{I}_D = 56\text{A}$
$\text{R}_{\text{DS}(\text{on})}$	Static Drain-to-Source On-state <sup>④</sup> Resistance (SMD-2)	—	0.012	$\Omega$	$\text{V}_{\text{GS}} = 4.5\text{V}, \text{I}_D = 56\text{A}$
$\text{V}_{\text{SD}}$	Diode Forward Voltage <sup>④</sup>	—	1.2	V	$\text{V}_{\text{GS}} = 0\text{V}, \text{I}_D = 56\text{A}$

1. Part numbers IRHLNA77064, IRHLNA73064

International Rectifier radiation hardened MOSFETs have been characterized in heavy ion environment for Single Event Effects (SEE). Single Event Effects characterization is illustrated in Fig. a and Table 2.

**Table 2. Single Event Effect Safe Operating Area**


Ion	LET (MeV/(mg/cm <sup>2</sup> ))	Energy (MeV)	Range (μm)	VDS (V)								
				@VGS= 0V	@VGS= -3V	@VGS= -4V	@VGS= -5V	@VGS= -6V	@VGS= -7V	@VGS= -8V	@VGS= -9V	@VGS= -10V
Br	37	305	39	60	60	50	45	40	30	25	20	15
I	60	370	34	60	60	60	60	30	20	10	10	-
Au	84	390	30	60	60	60	50	25	-	-	-	-



**Fig a. Single Event Effect, Safe Operating Area**


For footnotes refer to the last page

## IRHLNA77064




**Fig 1.** Typical Output Characteristics


## Pre-Irradiation



**Fig 2.** Typical Output Characteristics




**Fig 3.** Typical Transfer Characteristics




**Fig 4.** Normalized On-Resistance  
Vs. Temperature

## Pre-Irradiation


IRHLNA77064




**Fig 5.** Typical On-Resistance Vs Gate Voltage



**Fig 6.** Typical On-Resistance Vs Drain Current




**Fig 7.** Typical Drain-to-Source Breakdown Voltage Vs Temperature




**Fig 8.** Typical Threshold Voltage Vs Temperature

## IRHLNA77064


## Pre-Irradiation




**Fig 9.** Typical Capacitance Vs.  
Drain-to-Source Voltage




**Fig 10.** Typical Gate Charge Vs.  
Gate-to-Source Voltage




**Fig 11.** Typical Source-to-Drain Diode  
Forward Voltage




**Fig 12.** Maximum Drain Current Vs.  
Case Temperature



**Fig 13.** Maximum Effective Transient Thermal Impedance, Junction-to-Case




**Fig 14.** Maximum Safe Operating Area




**Fig 15a.** Maximum Avalanche Energy Vs. Drain Current

## IRHLNA77064




**Fig 15b.** Unclamped Inductive Test Circuit


## Pre-Irradiation




**Fig 15c.** Unclamped Inductive Waveforms




**Fig 16a.** Basic Gate Charge Waveform



**Fig 16b.** Gate Charge Test Circuit



**Fig 17a.** Switching Time Test Circuit



**Fig 17b.** Switching Time Waveforms


## Pre-Irradiation

IRHLNA77064

### Footnotes:

- ① Repetitive Rating; Pulse width limited by maximum junction temperature.
- ②  $V_{DD} = 25V$ , starting  $T_J = 25^{\circ}\text{C}$ ,  $L = 0.26\text{mH}$   
Peak  $I_L = 56\text{A}$ ,  $V_{GS} = 10\text{V}$
- ③  $I_{SD} \leq 56\text{A}$ ,  $dI/dt \leq 350\text{A}/\mu\text{s}$ ,  
 $V_{DD} \leq 60\text{V}$ ,  $T_J \leq 150^{\circ}\text{C}$
- ④ Pulse width  $\leq 300 \mu\text{s}$ ; Duty Cycle  $\leq 2\%$
- ⑤ **Total Dose Irradiation with  $V_{GS}$  Bias.**  
10 volt  $V_{GS}$  applied and  $V_{DS} = 0$  during irradiation per MIL-STD-750, method 1019, condition A.
- ⑥ **Total Dose Irradiation with  $V_{DS}$  Bias.**  
48 volt  $V_{DS}$  applied and  $V_{GS} = 0$  during irradiation per MIL-STD-750, method 1019, condition A.

### Case Outline and Dimensions — SMD-2



#### NOTES:

1. DIMENSIONING & TOLERANCING PER ASME Y14.5M-1994.
2. CONTROLLING DIMENSION: INCH.
3. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
4. DIMENSION INCLUDES METALLIZATION FLASH.
5. DIMENSION DOES NOT INCLUDE METALLIZATION FLASH.

#### PAD ASSIGNMENTS

- |   |          |
|---|----------|
| 1 | = DRAIN  |
| 2 | = GATE   |
| 3 | = SOURCE |

International  
**IR** Rectifier

**IR WORLD HEADQUARTERS:** 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105

**IR LEOMINSTER :** 205 Crawford St., Leominster, Massachusetts 01453, USA Tel: (978) 534-5776

TAC Fax: (310) 252-7903

Visit us at [www.irf.com](http://www.irf.com) for sales contact information.  
*Data and specifications subject to change without notice. 04/2007*