

**REVISIONS**

LTR	DESCRIPTION	DATE (YR-MO-DA)	APPROVED
A	Add device type 02. Technical changes in table I. Editorial changes throughout.	94-09-21	M. L. Poelking

--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--

REV																			
SHEET																			
REV					A	A	A	A											
SHEET	15	16	17	18	19	20	21	22											
REV STATUS OF SHEETS				REV		A	A	A	A	A	A	A	A	A	A	A			
				SHEET		1	2	3	4	5	6	7	8	9	10	11	12	13	14

<b>STANDARD MICROCIRCUIT DRAWING</b>  THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE  AMSC N/A	PMIC N/A	PREPARED BY Christopher A. Rauch	DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444														
		CHECKED BY William K. Heckman															
		APPROVED BY William K. Heckman	MICROCIRCUIT, DIGITAL, CHMOS, 16-BIT MICROCONTROLLER, MONOLITHIC SILICON														
		DRAWING APPROVAL DATE 90-09-27															
		REVISION LEVEL A															
		SIZE <b>A</b>	CAGE CODE <b>67268</b>	<b>5962-89982</b>													
		SHEET		1	OF	22											

DESC FORM 193  
JUL 94

DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

5962-E288-94

9004708 0003903 120

1. SCOPE

1.1 Scope. This drawing describes device requirements for class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices".

1.2 Part or Identifying Number (PIN). The complete PIN shall be as shown in the following example:



1.2.1 Device type(s). The device type(s) shall identify the circuit function as follows:

<u>Device type</u>	<u>Generic number</u>	<u>Circuit function</u>
01	80C196KB	12 MHz CMOS 16-bit microcontroller
02	80C196KB-12	12 MHz CMOS 16-bit microcontroller

1.2.2 Case outline(s). The case outline(s) shall be as designated in MIL-STD-1835 and as follows:

<u>Outline letter</u>	<u>Descriptive designator</u>	<u>Terminals</u>	<u>Package style</u>
Z	CMGA3-P68	68	pin grid array package
Y	see figure 1	68	leaded chip carrier package

1.2.3 Lead finish. The lead finish shall be as specified in MIL-STD-883 (see 3.1 herein). Finish letter "X" shall not be marked on the microcircuit or its packaging. The "X" designation is for use in specifications when lead finishes A, B, and C are considered acceptable and interchangeable without preference.

1.3 Absolute maximum ratings.

Supply voltage range ( $V_{CC}$ )	4.5 V dc to 5.5 V dc
Voltage on any pin with respect to ground	-0.5 V to +7.0 V
Storage temperature range	-65°C to +150°C
Case operating temperature range ( $T_C$ )	-55°C to +125°C
Power dissipation ( $P_D$ )	1.5 W <sup>1/</sup>
Lead temperature (soldering 10 seconds)	265°C
Junction temperature ( $T_J$ )	150°C
Thermal resistance, junction-to-case ( $\theta_{JC}$ ):	See MIL-STD-1835

1.4 Recommended operating conditions.

Case operating temperature range ( $T_C$ )	-55°C to +125°C <sup>2/</sup>
Supply voltage range ( $V_{CC}$ )	4.5 V dc to 5.5 V dc
Digital circuit ground ( $V_{SS}$ )	0.0 V dc
Analog supply voltage ( $V_{REF}$ )	4.5 V dc to 5.5 V dc
Frequency of operation ( $f_D$ )	3.5 to 12 MHz
High level input voltage:	
Excluding XTAL1, RESET ( $V_{IH}$ )	1.9 V dc to 6.0 V dc
XTAL1 ( $V_{IH1}$ )	3.15 V dc to 6.0 V dc
RESET ( $V_{IH2}$ )	2.2 V dc to 6.0 V dc
Low level input voltage ( $V_{IL}$ )	-0.5 V dc to 0.8 V dc

<sup>1/</sup> Must withstand the added  $P_D$  due to short circuit test; e.g.,  $I_{OS}$ .

<sup>2/</sup> Case temperatures are "instant on".

<b>STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444</b>	<b>SIZE A</b>	<b>5962-89982</b>
	<b>REVISION LEVEL A</b>	<b>SHEET 2</b>

DESC FORM 193A

JUL 94

9004708 0003904 067

**2. APPLICABLE DOCUMENTS**

**2.1 Government specification, standards, and bulletin.** Unless otherwise specified, the following specification, standards, and bulletin of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

**SPECIFICATION**

**MILITARY**

MIL-I-38535 - Integrated Circuits (Microcircuits) Manufacturing, General Specification for.

**STANDARDS**

**MILITARY**

MIL-STD-883 - Test Methods and Procedures for Microelectronics.  
 MIL-STD-1835 - Microcircuit Case Outlines.

**BULLETIN**

**MILITARY**

MIL-BUL-103 - List of Standard Microcircuit Drawings (SMD's).

(Copies of the specification, standards, and bulletin required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

**2.2 Order of precedence.** In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

**3. REQUIREMENTS**

**3.1 Item requirements.** The individual item requirements shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein. Product built to this drawing that is produced by a Qualified Manufacturer Listing (QML) certified and qualified manufacturer or a manufacturer who has been granted transitional certification to MIL-I-38535 may be processed as QML product in accordance with the manufacturers approved program plan and qualifying activity approval in accordance with MIL-I-38535. This QML flow as documented in the Quality Management (QM) plan may make modifications to the requirements herein. These modifications shall not affect form, fit, or function of the device. These modifications shall not affect the PIN as described herein. A "Q" or "QML" certification mark in accordance with MIL-I-38535 is required to identify when the QML flow option is used.

**3.2 Design, construction, and physical dimensions.** The design, construction, and physical dimensions shall be as specified in MIL-STD-883 (see 3.1 herein) and herein.

**3.2.1 Case outline(s).** The case outline(s) shall be in accordance with 1.2.2 herein and figure 1 herein.

**3.2.2 Terminal connections.** The terminal connections shall be as specified on figure 2.

**3.2.3 Functional block diagram.** The functional block diagram shall be as specified on figure 3.

**3.2.4 Switching waveforms and test circuit.** The switching waveforms and test circuit shall be as specified on figure 4.

**3.3 Electrical performance characteristics.** Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full case operating temperature range.

**3.4 Electrical test requirements.** The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE <b>A</b>		5962-89982
		REVISION LEVEL A	SHEET 3

DESC FORM 193A  
 JUL 94

■ 9004708 0003905 TT3 ■

TABLE 1. Electrical performance characteristics.

Test	Symbol	Conditions -55°C ≤ T <sub>c</sub> ≤ +125°C 1/ V <sub>CC</sub> = 5.0 V ±10% unless otherwise specified	Group A subgroups	Device type	Limits		Units
					Min	Max	
Input low voltage	V <sub>IL</sub>		1, 2, 3	All	-0.5	0.8	V
Input high voltage (all except RESET and XTAL1)	V <sub>IH</sub>			01	0.2V <sub>CC</sub> +1.0	V <sub>CC</sub> +0.5	V
				02	0.2V <sub>CC</sub> +1.1	V <sub>CC</sub> +0.5	
Input high voltage XTAL1	V <sub>IH1</sub>			All	0.7 V <sub>CC</sub>	V <sub>CC</sub> +0.5	v
Input high voltage on RESET	V <sub>IH2</sub>			All	2.2	V <sub>CC</sub> +0.5	V
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 200 μA I <sub>OL</sub> = 3.2 mA I <sub>OL</sub> = 7.0 mA		All		0.3 0.45 1.5	V
Output high voltage (standard outputs)	V <sub>OH</sub>	I <sub>OH</sub> = -200 μA I <sub>OH</sub> = -3.2 mA I <sub>OH</sub> = -7.0 mA		All	V <sub>CC</sub> 0.3 V <sub>CC</sub> 0.7 V <sub>CC</sub> 1.5		V
Output high voltage (quasi- bidirectional outputs)	V <sub>OH1</sub>	I <sub>OH</sub> = -10 μA I <sub>OH</sub> = -30 μA I <sub>OH</sub> = -60 μA		All	V <sub>CC</sub> -0.3 V <sub>CC</sub> -0.7 V <sub>CC</sub> -1.5		V
Input leakage current (standard inputs)	I <sub>LI</sub>	0.0 ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> -0.3 V	All		±10	μA	
Input leakage current (port 0)	I <sub>LI1</sub>	0.0 ≤ V <sub>IN</sub> ≤ V <sub>REF</sub>	All		±3		
1 to 0 transition current (QBD) pins	I <sub>TL</sub>	V <sub>IN</sub> = 2.0 V	01		-650		
			02		-800		
Logical 0 input current (QBD) pins	I <sub>IL</sub>	V <sub>IN</sub> = 0.45 V	All		-50		

See footnotes at end of table.

<b>STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444</b>	<b>SIZE A</b>		<b>5962-89982</b>
		<b>REVISION LEVEL A</b>	<b>SHEET 4</b>

DESC FORM 193A  
JUL 94

9004708 0003906 93T

TABLE 1. Electrical performance characteristics.- continued

Test	Symbol	Conditions -55°C ≤ T <sub>e</sub> ≤ +125°C 1/ V <sub>CC</sub> = 5.0 V ±10% unless otherwise specified	Group A subgroups	Device type	Limits		Units	
					Min	Max		
Logical 0 input current in RESET (ALE, RD, WR, BHE, INST, P2.0)	I <sub>IL1</sub>	V <sub>IN</sub> = 0.45 Z/	1, 2, 3	01		-850	mA	
				02		-7		
Active mode current RESET	I <sub>CC</sub>	XTAL1 = 12MHz V <sub>CC</sub> = V <sub>PP</sub> = V <sub>REF</sub> = 5.5 V	1, 2, 3	All		60	mA	
A/D converter reference current	I <sub>REF</sub>			All		5		
Idle mode current	I <sub>IDLE</sub>	XTAL1 = 12 MHz V <sub>CC</sub> = V <sub>PP</sub> = V <sub>REF</sub> = 5.5 V		01		22		
Active mode current	I <sub>CC1</sub>	XTAL1 = 3.5 MHz		02		25		
Power down mode current	I <sub>PD</sub>	XTAL1 = 12MHz V <sub>CC</sub> = V <sub>PP</sub> = V <sub>REF</sub> = 5.5 V	1, 2, 3	01		22	μA	
				02		30		
Reset pull-up resistor	R <sub>RST</sub>		4, 5, 6	All	6K	50K	Ω	
Pin capacitance (any pin to V <sub>SS</sub> )	C <sub>S</sub>	f <sub>TEST</sub> = 1.0 MHz see 4.3.1c	4	All		10	pF	
Address valid to READY setup	t <sub>AVYV</sub>	Capacitance load on all pins = 100 pF, rise and fall time = 10 ns, f <sub>OSC</sub> = 12 MHz, see figure 4	9, 10, 11	All		2t <sub>OSC</sub> -85	ns	
ALE low to READY setup	t <sub>LLYV</sub>			All		t <sub>OSC</sub> -75		
Non READY time	t <sub>YLYH</sub>			All		No upper limit		
READY hold after CLKOUT low	t <sub>CYLX</sub>			All	0	t <sub>OSC</sub> -30		
READY hold after ALE low	t <sub>LLYX</sub>			All	t <sub>OSC</sub> -15	2t <sub>OSC</sub> -40		

See footnotes at end of table.

STANDARD  
MICROCIRCUIT DRAWING  
DEFENSE ELECTRONICS SUPPLY CENTER  
DAYTON, OHIO 45444

SIZE  
A

5962-89982

REVISION LEVEL  
A

SHEET  
5

DESC FORM 193A  
JUL 94

9004708 0003907 876

TABLE I. Electrical performance characteristics. - continued

Test	Symbol	Conditions -55°C ≤ T <sub>a</sub> ≤ +125°C 1/ V <sub>CC</sub> = 5.0 V ±10% unless otherwise specified	Group A subgroups	Device type	Limits		Units
					Min	Max	
Address valid to BUS WIDTH setup	t <sub>AVGV</sub>	Capacitive load on all pins = 100 pF, rise and fall time = 10 ns, f <sub>OSC</sub> = 12 MHz, see figure 4	9, 10, 11	All		2t <sub>OSC</sub> -85	ns
ALE low to BUS WIDTH setup	t <sub>LLGV</sub>			All		t <sub>OSC</sub> -70	ns
BUS WIDTH hold after CLKOUT low	t <sub>CLGX</sub>			All	0		ns
Address valid to input data valid	t <sub>AVDV</sub>			All		3t <sub>OSC</sub> -67	ns
RD active to input data valid	t <sub>RLDV</sub>			All		t <sub>OSC</sub> -23	ns
CLKOUT low to input data valid	t <sub>CLDV</sub>			All		t <sub>OSC</sub> -50	ns
End of RD to input data float	t <sub>RHDZ</sub>			All		t <sub>OSC</sub> -20	ns
Data hold after RD inactive	t <sub>RXDX</sub>			All	0		ns
Frequency on XTAL1	f <sub>XTAL</sub>			All	3.5	12	MHz
1/f <sub>XTAL</sub>	t <sub>OSC</sub>			All	83	286	ns
XTAL1 high to CLKOUT high or low 3/	t <sub>XHCH</sub>			01	35	110	
				02	20	110	
CLKOUT cycle time 4/	t <sub>CLCL</sub>			All	2t <sub>OSC</sub>		
CLKOUT high period	t <sub>CHCL</sub>		t <sub>OSC</sub> -10	t <sub>OSC</sub> +10			

See footnotes at end of table.

<b>STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444</b>	<b>SIZE A</b>		<b>5962-89982</b>
		<b>REVISION LEVEL A</b>	<b>SHEET 6</b>

DESC FORM 193A  
JUL 94

9004708 0003908 702

TABLE I. Electrical performance characteristics. - continued

Test	Symbol	Conditions -55°C ≤ T <sub>C</sub> ≤ +125°C 1/ V <sub>CC</sub> = 5.0 V ±10% unless otherwise specified	Group A subgroups	Device type	Limits		Units
					Min	Max	
CLKOUT falling edge to ALE rising	t <sub>CLLH</sub>	Capacitive load on all pins = 100 pF, rise and fall time = 10 ns, f <sub>OSC</sub> = 12 MHz See figure 4	9, 10, 11	01	-5	15	ns
				02	-10	10	
ALE high period	t <sub>LHLL</sub>			All	t <sub>OSC</sub> -12	t <sub>OSC</sub> +12	ns
Address setup to ALE falling edge	t <sub>AVLL</sub>			All	t <sub>OSC</sub> -20		ns
Address hold after ALE falling edge	t <sub>LLAX</sub>			All	t <sub>OSC</sub> -40		ns
ALE falling edge to RD falling edge	t <sub>LLRL</sub>			All	t <sub>OSC</sub> -40		ns
RD low to CLKOUT falling edge	t <sub>RLCL</sub>			01	5	30	ns
				02	4	25	
ALE falling edge to CLKOUT rising	t <sub>LLCH</sub>			All	-15	15	ns
ALE cycle time 4/	t <sub>LHLH</sub>			All	4t <sub>OSC</sub>		ns
RD low period	t <sub>RLRH</sub>			All	t <sub>OSC</sub> -5		
RD rising edge to rising edge 5/	t <sub>RHLH</sub>			All	t <sub>OSC</sub>	t <sub>OSC</sub> +25	
RD low to address float	t <sub>RLAZ</sub>			All		10	
ALE falling edge to WR falling edge	t <sub>LLWL</sub>			All	t <sub>OSC</sub> -10		
CLKOUT low to WR falling edge	t <sub>CLWL</sub>			All	0	25	

See footnotes at end of table.

<b>STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444</b>	<b>SIZE A</b>		<b>5962-89982</b>
		<b>REVISION LEVEL A</b>	<b>SHEET 7</b>

DESC FORM 193A  
JUL 94

9004708 0003909 649

TABLE I. Electrical performance characteristics.- continued

Test	Symbol	Conditions -55°C ≤ T <sub>c</sub> ≤ +125°C 1/ V <sub>CC</sub> = 5.0 V ±10% unless otherwise specified	Group A subgroups	Device type	Limits		Units
					Min	Max	
Data stable to WR rising edge	t <sub>QVWH</sub>	Capacitance load on all pins = 100 pF, rise and fall time = 10 ns, f <sub>OSC</sub> = 12 MHz, see figure 4	9, 10, 11	All	t <sub>OSC</sub> -23		ns
Data hold after WR rising edge	t <sub>WHQX</sub>			01	t <sub>OSC</sub> -10		ns
				02	t <sub>OSC</sub> -15		
WR rising edge to ALE rising edge 5/	t <sub>WHLH</sub>			01	t <sub>OSC</sub> -10	t <sub>OSC</sub> +15	ns
				02	t <sub>OSC</sub> -15	t <sub>OSC</sub> +10	
BHE, INST hold after WR rising edge	t <sub>WHBX</sub>			01	t <sub>OSC</sub> -10		ns
				02	t <sub>OSC</sub> -15		
Oscillator frequency	1/t <sub>XLXL</sub>			All	3.5	12.0	MHz
CLKOUT high to WR rising edge	t <sub>CHWH</sub>			01	-10	10	ns
				02	-5	15	
WR low period	t <sub>WLWH</sub>			All	t <sub>OSC</sub> -30		ns
Oscillator period	t <sub>OP</sub>			All	83	286	ns
High time	t <sub>HT</sub>			All	32		
Low time	t <sub>LT</sub>			All	32		
Rise time	t <sub>RT</sub>			All		10	
Fall time	t <sub>FT</sub>			All		10	
Serial port clock period (BRR ≥ 8002H) 3/	t <sub>XLXL</sub>			All	6t <sub>OSC</sub>		
Serial port clock falling edge to rising edge (BRR ≥ 8002H) 3/	t <sub>XLXH</sub>			All	4t <sub>OSC</sub> ±50		

See footnotes at end of table.

<b>STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444</b>	<b>SIZE A</b>		<b>5962-89982</b>
		<b>REVISION LEVEL A</b>	<b>SHEET 8</b>

DESC FORM 193A  
JUL 94

9004708 0003910 360



TABLE I. Electrical performance characteristics.- continued

Test	Symbol	Conditions -55°C ≤ T <sub>C</sub> ≤ +125°C 1/ V <sub>CC</sub> = 5.0 V ±10% unless otherwise specified	Group A subgroups	Device type	Limits		Units
					Min	Max	
Output data setup to clock rising edge 3/	t <sub>QVXH</sub>	Capacitive load on all pins = 100 pF, rise and fall time = 10 ns, f <sub>OSC</sub> = 12 MHz, See figure 4.	9, 10, 11	A11	2t <sub>OSC</sub> -50		ns
Output data hold after clock rising edge 3/	t <sub>XHQX</sub>			A11	2t <sub>OSC</sub> -50		
Next output data valid after clock rising edge 3/	t <sub>XHQV</sub>			A11		2t <sub>OSC</sub> +50	
Serial port clock period (BRR = 8001H) 3/	t <sub>XLXL</sub>			A11	4t <sub>OSC</sub>		
Serial port clock falling edge to (BRR = 8001H) 3/	t <sub>XLXH</sub>			A11	2t <sub>OSC</sub> ±50		
Input data setup to clock rising edge 3/	t <sub>DVXH</sub>			A11	t <sub>OSC</sub> +50		
Input data hold after clock rising edge 3/	t <sub>XHDX</sub>			A11	0		
Last clock rising to output float 3/	t <sub>XHQZ</sub>			A11		t <sub>OSC</sub>	
Resolution		Clock prescaler on mode 2 V <sub>REF</sub> = 5.120 V, XTAL1 = 12 MHz	1, 2, 3	A11	256	1024 10	level bits
Absolute error				A11	0	±4	LSBs
Non-linearity				A11	0	±4	

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-89982
		REVISION LEVEL	SHEET 9

DESC FORM 193A  
JUL 94

9004708 0003911 2T7

TABLE I. Electrical performance characteristics.- continued

Test	Symbol	Conditions -55°C ≤ T <sub>C</sub> ≤ +125°C 1/ V <sub>CC</sub> = 5.0 V ±10% unless otherwise specified	Group A subgroups	Device type	Limits		Units
					Min	Max	
Differential non-linearity			1, 2, 3	All	0	±2	LSBs
Channel to channel matching				All	0	±1	LSBs
Off isolation 3/ 6/			4, 5, 6	All	-60		dB
Input resistance 3/				01	1K	5K	Ω
				02	750	1.2K	
DC input leakage			1, 2, 3	All	0	3.0	μA

1/ The following pins are active low:  $\overline{\text{RESET}}$ ,  $\overline{\text{EA}}$ ,  $\overline{\text{ADV}}$  of  $\overline{\text{ALE/ADV}}$ ,  $\overline{\text{RD}}$   $\overline{\text{WR/WRL}}$ , and  $\overline{\text{BHE/WRH}}$ . Case temperatures are instant on. QBD (quasi-bidirectional pins) include port 1, P2.6 and P2.7. Standard outputs include  $\overline{\text{ADD-15}}$ ,  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$ ,  $\overline{\text{ALE}}$ ,  $\overline{\text{BHE}}$ ,  $\overline{\text{INST}}$ , HSO pins,  $\overline{\text{PWM/P2.5}}$ ,  $\overline{\text{CLKOUT}}$ ,  $\overline{\text{RESET}}$ , ports 3 and 4,  $\overline{\text{TXD/P2.0}}$ , and  $\overline{\text{RXD}}$  (in serial mode 0). The  $V_{OH}$  specifications is not valid for  $\overline{\text{RESET}}$ . Ports 3 and 4 are open drain outputs. Standard inputs include HSI pins,  $\overline{\text{EA}}$ ,  $\overline{\text{READY}}$ ,  $\overline{\text{BUS WIDTH}}$ ,  $\overline{\text{NMI}}$ ,  $\overline{\text{RXD/P2.1}}$ ,  $\overline{\text{EXTINT/P2.2}}$ ,  $\overline{\text{T2CLK/P2.3}}$  and  $\overline{\text{T2RSTP2.4}}$ . Maximum current per pin must be externally limited to the following values if  $V_{OL}$  is held above 0.45 V or  $V_{OH}$  is held below

$V_{CC} - 0.7$  V:

$I_{OL}$  on output pins: 10 mA.

$I_{OH}$  on quasi-bidirectional pins: Self limiting.

$I_{OH}$  on standard output pins: 10 mA.

Maximum current per bus pin (data and control) during normal operation is ±3.2 mA.

During normal (non-transient) conditions, the following total current limits apply:

Port 1, P2.6  $I_{OL}$ : 29 mA  $I_{OH}$ : is self limiting

HSO, P2.0,  $\overline{\text{RXD}}$ ,  $\overline{\text{RESET}}$   $I_{OL}$ : 29 mA  $I_{OH}$ : 26 mA

P2.5, P2.7,  $\overline{\text{WR}}$ ,  $\overline{\text{BHE}}$   $I_{OL}$ : 13 ma  $I_{OH}$ : 11 mA

$\overline{\text{ADD-AD15}}$   $I_{OL}$ : 52 mA  $I_{OH}$ : 52 mA

$\overline{\text{RD}}$ ,  $\overline{\text{ALE}}$ ,  $\overline{\text{INST-CLKOUT}}$   $I_{OL}$ : 13 mA  $I_{OH}$ : 13 mA

2/ Holding these pins below  $V_{IH}$  in  $\overline{\text{RESET}}$  may cause the part to enter test modes.

3/ Guaranteed if not tested, to the limits specified in table 1.

4/  $\overline{\text{CLKOUT}}$  is directly generated as a divide by 2 of the oscillator,  $\overline{\text{ALE}}$  is directly generated as a divide by 4 of the oscillator.

5/ Assuming back-to-back bus cycles.

6/ DC to 100 KHz. Multiplexer break-before-make guaranteed.

<p>STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444</p>	<p>SIZE A</p>		<p>5962-89982</p>
		<p>REVISION LEVEL A</p>	<p>SHEET 10</p>

DESC FORM 193A  
JUL 94

9004708 0003912 133




FIGURE 1. Case outline Y.

<b>STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444</b>	<b>SIZE A</b>		<b>5962-89982</b>
		<b>REVISION LEVEL A</b>	<b>SHEET 11</b>

DESC FORM 193A  
JUL 94

■ 9004708 0003913 07T ■

Dimensions				
Symbol	Millimeters		Inches	
	Min	Max	Min	Max
A	2.03	2.69	.080	.106
B	0.41	0.51	.016	.020
B <sub>1</sub>	1.02	1.52	.040	.060
B <sub>2</sub>	0.76	1.02	.030	.040
B <sub>3</sub>	0.13	0.51	.005	.020
C	0.20	0.31	.008	.012
D	41.66	47.50	1.640	1.870
D <sub>1</sub>	23.75	24.64	.935	.970
D <sub>2</sub>	20.32 BSC		.800 BSC	
e1	1.27 BSC		.050 BSC	
L	9.52	11.43	.375	.450
L <sub>1</sub>	1.02	1.52	.040	.060
N	68		68	
S	1.68	2.21	.066	.087
S <sub>1</sub>	1.27	---	.050	---

**NOTES:**

1. The preferred unit of measurement is millimeters. However, this item was designed using inch-pound units of measurements. In case of problems involving conflicts between the metric and inch-pound units, the inch-pound units shall rule.

FIGURE 1. Case outline Y - continued

<b>STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444</b>	<b>SIZE A</b>		<b>5962-89982</b>
		<b>REVISION LEVEL A</b>	<b>SHEET 12</b>

DESC FORM 193A  
JUL 94

■ 9004708 0003914 T06 ■




FIGURE 2. Terminal connections.

<b>STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444</b>	<b>SIZE A</b>		<b>5962-89982</b>
		<b>REVISION LEVEL</b>	<b>SHEET 13</b>

DESC FORM 193A  
JUL 94

9004708 0003915 942




FIGURE 2. Terminal connections - continued

<b>STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444</b>	<b>SIZE A</b>		<b>5962-89982</b>
		<b>REVISION LEVEL</b>	<b>SHEET 14</b>

DESC FORM 193A  
JUL 94

9004708 0003916 889







FIGURE 3. Functional block diagram.

<b>STANDARD MICROCIRCUIT DRAWING</b> DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	<b>SIZE A</b>	<b>5962-89982</b>
		<b>REVISION LEVEL</b> <b>SHEET</b> 15

DESC FORM 193A  
JUL 94

■ 9004708 0003917 715 ■



$C_L = 100 \text{ pF}$ , unless otherwise specified.

FIGURE 4. Switching waveforms and test circuit.

<b>STANDARD MICROCIRCUIT DRAWING</b> DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	<b>SIZE A</b>		<b>5962-89982</b>
		REVISION LEVEL	<b>SHEET</b> 16

DESC FORM 193A  
JUL 94

9004708 0003918 651








FIGURE 4. Switching waveforms and test circuit - continued

<b>STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444</b>	<b>SIZE A</b>		5962-89982
		REVISION LEVEL	SHEET 17

DESC FORM 193A  
JUL 94

9004708 0003919 598



AC testing inputs are driven at 2.4 V for a logic "1" and 0.45 V for a logic "0". Timing measurements are made at 2.0 V for a logic "1" and 0.8 V for a logic "0".



For timing purposes, a port pin is no longer floating when a 100 mV change from load voltage occurs, and begins to float when a 100 mV change from the loaded  $V_{OH}/V_{OL}$  level occurs  $I_{OL}/I_{OH} \pm 15 \text{ mA}$ .

FIGURE 4. Switching waveforms and test circuit - continued

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-89982
		REVISION LEVEL	SHEET 18

DESC FORM 193A  
JUL 94

9004708 0003920 20T

3.5 **Marking.** Marking shall be in accordance with MIL-STD-883 (see 3.1 herein). The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-BUL-103 (see 6.6 herein).

3.6 **Certificate of compliance.** A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.6 herein). The certificate of compliance submitted to DESC-EC prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein.

3.7 **Certificate of conformance.** A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.

3.8 **Notification of change.** Notification of change to DESC-EC shall be required in accordance with MIL-STD-883 (see 3.1 herein).

3.9 **Verification and review.** DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

4. **QUALITY ASSURANCE PROVISIONS**

4.1 **Sampling and inspection.** Sampling and inspection procedures shall be in accordance with MIL-STD-883 (see 3.1 herein).

4.2 **Screening.** Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:

a. **Burn-in test, method 1015 of MIL-STD-883.**

(1) Test condition C or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.

(2)  $T_A = +125^\circ\text{C}$ , minimum.

b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.

TABLE II. Electrical test requirements.

MIL-STD-883 test requirements	Subgroups (in accordance with method 5005, table I)
Interim electrical parameters (method 5004)	
Final electrical test parameters (method 5004)	1*,2,3,7*8, 9,10,11
Group A test requirements (method 5005)	1,2,3,4,7,8 9,10,11
Groups C and D end-point electrical parameters (method 5005)	1,7,9

\* PDA applies to subgroup 1.

<b>STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444</b>	<b>SIZE A</b>		<b>5962-89982</b>
		<b>REVISION LEVEL A</b>	<b>SHEET 19</b>

DESC FORM 193A

JUL 94

9004708 0003721 146

4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.

4.3.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
- c. Subgroup 4 ( $C_{IN}$  measurement) shall be measured only for the initial test and after process or design changes which may affect input capacitance. A minimum sample size of five devices with zero rejects shall be required.
- d. Subgroups 7 and 8 shall include verification of the truth table.

4.3.2 Groups C and D inspections.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test conditions, method 1005 of MIL-STD-883.
  - (1) Test condition C or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
  - (2)  $T_A = +125^\circ\text{C}$ , minimum.
  - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-STD-883 (see 3.1 herein).

6. NOTES

6.1 Intended use. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.2 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.

6.3 Configuration control of SMD's. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal .

6.4 Record of users. Military and industrial users shall inform Defense Electronics Supply Center when a system application requires configuration control and the applicable SMD. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DESC-EC, telephone (513) 296-6047.

6.5 Comments. Comments on this drawing should be directed to DESC-EC, Dayton, Ohio 45444-5765, or telephone (513) 296-8525.

<b>STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444</b>	<b>SIZE A</b>		<b>5962-89982</b>
		<b>REVISION LEVEL A</b>	<b>SHEET 20</b>

DESC FORM 193A

JUL 94

9004708 0003922 082

TABLE III. Pin functions.

Pin name	Function
V <sub>CC</sub>	Main supply voltage (5.0 V).
V <sub>SS</sub>	Digital circuit ground (0.0 V). There are two V <sub>SS</sub> pins, both must be connected.
V <sub>REF</sub>	Reference voltage for the A/D converter (5.0 V). V <sub>REF</sub> is also the supply voltage to the analog portion of the A/D converter and the logic used to read port 0. Must be connected for A/D and port 0 to function.
ANGND	Reference ground for the A/D converter. Must be held at nominally the same potential as V <sub>SS</sub> .
V <sub>PP</sub>	Timing pin for the return from power down circuit. Connect this pin with a 1 μF capacitor to V <sub>SS</sub> and a 1 MΩ resistor to V <sub>CC</sub> . If this function is not used, V <sub>pp</sub> may be tied to V <sub>CC</sub> .
XTAL1	Input of the oscillator inverter and of the internal clock generator.
XTAL2	Output of the oscillator inverter.
CLKOUT	Output of the internal clock generator. The frequency of CLKOUT is one-half the oscillator frequency. It has a 50 percent duty cycle.
$\overline{\text{RESET}}$	Reset input to the chip. Input low for at least four state times to reset the chip. The subsequent low-to-high transition resynchronizes CLKOUT and commences a 10-state time sequence in which the PSW is cleared, a byte read from 2018H loads CCR, and a jump location to location 2080H is executed. Input high for normal operation. RESET has an internal pull-up.
BUS WIDTH	Input for BUS WIDTH selection. If CCR bit 1 is a one, this pin selects the bus width for the bus cycle in progress. If BUS WIDTH is a 1, a 16-bit bus cycle occurs. If BUS WIDTH is a 0 an 8-bit cycle occurs. If CCR bit 1 is a 0, the bus is always an 8-bit bus.
NMI	A positive transition causes a vector through 203EH.
INST	Output high during an external memory read indicates the read is an instruction fetch. INST is valid throughout the bus cycle. INST is activated only during external memory accesses and output low for a data fetch.
$\overline{\text{EA}}$	$\overline{\text{EA}}$ must be tied low. $\overline{\text{EA}}$ equal to a TTL-low causes accesses to locations 2000H through 3FFF to be directed to off-chip memory.
ALE/ $\overline{\text{ADV}}$	Address latch enable or address valid output as selected by CCR. Both pin options provide a latch to demultiplex the address from the address/data bus. When the pin is ADV, it goes inactive high at the end of the bus cycle. ADV can be used as a chip select for external memory. ALE/ADV is activated only during external memory addresses.

6.6 Pin descriptions. Microcircuits conforming to this drawing shall have pin functions as specified in table III.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A	5962-89982
	REVISION LEVEL A	SHEET 21

DESC FORM 193A  
 JUL 94

9004708 0003923 T19

TABLE III. Pin functions - continued

Pin name	Function
$\overline{RD}$	Read signal output to external memory. $\overline{RD}$ is activated only during external memory reads.
$\overline{WR}/\overline{WRL}$	Write and write low output to external memory, as selected by the CCR. $\overline{WR}$ will go low only for external writes where an even byte is being written. $\overline{WR}/\overline{WRL}$ is activated only during external memory writes.
$\overline{BHE}/\overline{WRH}$	Bus high enable or write high output to external memory, as selected by the CCR. $BHE = 0$ selects the bank of memory that is connected to high byte of the data bus. $AO = 0$ selects the the bank of memory that is connected to the low byte of the data bus. Thus accesses to a 16-wide memory can be to the low byte only ( $AO = 0, BHE = 1$ ), to the high byte only ( $AO = 1, BHE = 0$ ), or both bytes ( $AO = 0, BHE = 0$ ). If the $\overline{WRH}$ function is selected the pin will go low if the bus cycle is writing to an odd memory location. $\overline{BHE}/\overline{WRH}$ is valid only during 16-bit external memory write cycles.
READY	Ready input to lengthen external memory cycles, for interfacing to slow or dynamic memory, or for bus sharing. If the pin is high, CPU operation continues in a normal manner. If the pin is low prior to the falling edge of CLKOUT, the memory controller goes into a wait mode until the next positive transition in CLKOUT occurs with READY high. When the external memory is not being used READY has no effect. Internal control of the number of wait states inserted into a bus cycle held not ready is available through configuration of CCR.
HSI	Inputs to high speed input unit. Four HSI pins are available: HSI.0, HSI.1, HSI.2, HSI.3. Two of them (HSI.2 and HSI.3) are shared with the HSO unit. The HSI pins are also used as the SID in SLAVE programming mode.
HSO	Outputs from high speed output unit. Six HSO pins are available: HSO.0, HSO.1 HSO.2, HSO.3, HSO.4 and HSO.5. Two of them (HSO.4 and HSO.5) are shared with the HSI unit.
port 0	8-bit high impedance input only port. Three pins can be used as a digital inputs and /or as analog inputs to the on-chip A/D converter. These pins set the programming mode.
PORT 1	8-bit quasi-bidirectional I/O port.
PORT 2	8-bit multifunctional port. All of its pins are shared with other functions in the 01 device.
PORT 3, PORT 4	8-bit bi-directional I/O ports with open drain outputs. These pins are shared with the multiplexed address/data bus which has strong internal pull-ups.

6.7 Approved sources of supply. Approved sources of supply are listed in MIL-BUL-103. The vendors listed in MIL-BUL-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-EC.

<b>STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444</b>	<b>SIZE A</b>		<b>5962-89982</b>
		<b>REVISION LEVEL A</b>	<b>SHEET 22</b>

DESC FORM 193A  
JUL 94

9004708 0003924 955

45057