TOSHIBA CMOS Integrated Circuit Silicon Monolithic

## TCA62746AFG, TCA62746AFNG

## 16-Output Constant Current LED Driver with Output Open/Short Detection

The TCA62746 series are LED drivers with sink type constant circuit output, making them ideal for controlling LED modules and displays.

The current value of the 16 -output is configurable using one external resistor.

In addition, these drivers are equipped with a function for detecting the output voltage when the output load LEDs open or short, and which then outputs the result as serial data.

These drivers consist of a 16 -constant current output block, a 16 -bit shift register, a 16 -bit latch and a 16 -bit AND-gate.

The TCA62746 series complies with RoHS regulation.

## Features

- 16-output built-in
- Output open detection (OOD) function
: When in detection mode, outputs the detection results via SOUT.
- Output short detection (OSD) function
: When in detection mode, outputs the detection results via SOUT.
- Output current setting range
: 2 to $50 \mathrm{~mA} \times 16$-constant current output
- Current accuracy (@ $\mathrm{REXT}^{\mathrm{E}}=1.56 \mathrm{k} \Omega, \mathrm{VO}_{\mathrm{O}}=1.0 \mathrm{~V}, \mathrm{~V} D=5.0 \mathrm{~V}$ )
: Between outputs: $\pm 1 \%$ (typ.)
Between devices: $\pm 3 \%(\max ) @ \mathrm{I}_{0}=15 \mathrm{~mA}$
- Control data format: serial-in, parallel-out
- I/O logic: TTL level (Schmitt trigger input)
- Data transfer frequency: $\mathrm{f}_{\mathrm{MAX}}=25 \mathrm{MHz}$ (max)
- Power supply voltage: $\mathrm{V}_{\mathrm{DD}}=4.5$ to 5.5 V
- Operation temperature range: $\mathrm{T}_{\text {opr }}=-40$ to $85^{\circ} \mathrm{C}$
- Constant current output voltage: $\mathrm{VO}_{\mathrm{O}}=17 \mathrm{~V}(\max )$
- Output delay circuit built-in: Internal data reset circuit for power-on resetting (POR)
- Backward compatible to TB62706B and TB62726A series drivers
- Package: FG type: SSOP24-P-300-1.00B FNG type: SSOP24-P-300-0.65A


## Caution

This device is sensitive to electrostatic discharge. Please handle with care.
The terminals which are marginal to electro static discharge are shown in the following table. (Please refer to page 22 for details.)
ESD test MM Model Marginal terminals (MM Model Internal Standard $\pm 200 \mathrm{~V}$ ) 5,6,7,8,9,10,11,12,13,14,15,16,19,20

* ESD test HBM Model Internal Standard ( $\pm 2000 \mathrm{~V}$ ) is OK


## Pin Assignment (top view)

As shown below, this series has the same pin assignments as the TB62706B and TB62726A series:


Note1: Short circuiting an output pin to a power supply pin (VDD or $V_{\text {LED* }}$ ), or short-circuiting the $\mathrm{R}_{\mathrm{EXT}}$ pin to the GND pin will likely exceed the rating, which in turn may result in smoldering and/or permanent damage. Please keep this in mind when determining the wiring layout for the power supply and GND pins.
*V $\mathrm{V}_{\text {LED }}$ : LED power supply

## Block Diagram



## Truth Table

| SCK | $\overline{\text { SLAT }}$ | $\overline{\mathrm{OE}}$ | SIN | $\overline{\text { OUT0 }} \cdots \cdots \overline{\text { OUT7 }} \cdots \overline{\text { OUT15 }}$ *1 | SOUT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\uparrow$ | H | L | Dn | Dn $\cdots$ Dn - $7 \cdots$ Dn - 15 | Dn - 15 |
| $\uparrow$ | L | L | Dn + 1 | No Change | Dn - 14 |
| $\uparrow$ | H | L | Dn + 2 | Dn + $2 \cdots$ Dn - $5 \cdots$ Dn - 13 | Dn - 13 |
| $\downarrow$ | - *2 | L | Dn + 3 | Dn + $2 \cdots$ Dn - $5 \cdots$ Dn - 13 | Dn - 13 |
| $\downarrow$ | - *2 | H | Dn + 3 | OFF | Dn - 13 |

Note1: When $\overline{\text { OUT0 }}$ to $\overline{\text { OUT15 }}$ output pins are set to " H " the respective output will be ON and when set to " L " the respective output will be OFF.

Note2: "-"is irrelevant to the truth table.

## Timing Chart



Note 1: The latch circuit is a leveled-latch circuit. Please exercise precaution as it is not triggered-latch circuit.
Note 2: Keep the $\overline{\text { SLAT }}$ pin is set to " L " to enable the latch circuit to hold data. In addition, when the $\overline{\text { SLAT }}$ pin is set to " H " the latch circuit does not hold data. The data will instead pass onto output.
When the $\overline{\mathrm{OE}}$ pin is set to "L" the $\overline{\mathrm{OUTO}}$ to $\overline{\text { OUT15 }}$ output pins will go ON and OFF in response to the data. In addition, when the $\overline{\mathrm{OE}}$ pin is set to " H " all the output pins will be forced OFF regardless of the data.

## Pin Functions

| Pin No | Pin Name | I/O | Function |
| :---: | :---: | :---: | :---: |
| 1 | GND | - | The ground pin. |
| 2 | SIN | I | The serial data input pin. |
| 3 | SCK | I | The serial data transfer clock input pin. Also used for OOD/OSD mode settings. |
| 4 | $\overline{\text { SLAT }}$ | 1 | The latch signal input pin. Data is saved at $L$ level. Also used for OOD/OSD mode settings. |
| 5 | $\overline{\text { OUTO }}$ | 0 | A sink type constant current output pin. |
| 6 | $\overline{\text { OUT1 }}$ | 0 | A sink type constant current output pin. |
| 7 | $\overline{\text { OUT2 }}$ | 0 | A sink type constant current output pin. |
| 8 | $\overline{\text { OUT3 }}$ | 0 | A sink type constant current output pin. |
| 9 | $\overline{\text { OUT4 }}$ | 0 | A sink type constant current output pin. |
| 10 | $\overline{\text { OUT5 }}$ | 0 | A sink type constant current output pin. |
| 11 | $\overline{\text { OUT6 }}$ | 0 | A sink type constant current output pin. |
| 12 | $\overline{\text { OUT7 }}$ | 0 | A sink type constant current output pin. |
| 13 | $\overline{\text { OUT8 }}$ | 0 | A sink type constant current output pin. |
| 14 | $\overline{\text { OUT9 }}$ | 0 | A sink type constant current output pin. |
| 15 | $\overline{\text { OUT10 }}$ | 0 | A sink type constant current output pin. |
| 16 | $\overline{\text { OUT11 }}$ | 0 | A sink type constant current output pin. |
| 17 | $\overline{\text { OUT12 }}$ | 0 | A sink type constant current output pin. |
| 18 | OUT13 | 0 | A sink type constant current output pin. |
| 19 | OUT14 | 0 | A sink type constant current output pin. |
| 20 | $\overline{\text { OUT15 }}$ | 0 | A sink type constant current output pin. |
| 21 | $\overline{\mathrm{OE}}$ | 1 | The constant current output enable signal input pin. During the " H " level, the output will be forced off. Also used for OOD/OSD mode settings. |
| 22 | SOUT | O | The serial data output pin. <br> This pin outputs the OD/OSD detection result data. |
| 23 | REXT | - | The constant current value setting resistor connection pin. |
| 24 | $V_{\text {DD }}$ | - | The power supply input pin. |

Absolute Maximum Ratings ( $\mathrm{T}_{\mathrm{a}}=\mathbf{2 5 ^ { \circ }} \mathrm{C}$ )

| Characteristics | Symbol | Rating *1 | Unit |
| :---: | :---: | :---: | :---: |
| Power supply voltage | $V_{\text {DD }}$ | -0.4 to 6.0 | V |
| Output current | 10 | 55 | mA |
| Logic input voltage | $V_{\text {IN }}$ | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3$ *2 | V |
| Output voltage | $\mathrm{V}_{\mathrm{O}}$ | -0.3 to 17 | V |
| Operating temperature | Topr | -40 to 85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | $\mathrm{T}_{\text {stg }}$ | -55 to 150 | ${ }^{\circ} \mathrm{C}$ |
| Thermal resistance | $\mathrm{R}_{\mathrm{th}(\mathrm{ja}}$ | 94(AFG type When mounted PCB)/120(AFNG type When mounted PCB) *3 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Power dissipation | $\mathrm{P}_{\mathrm{D}}$ | 1.32(AFG type When mounted PCB)/1.04(AFNG type When mounted PCB) *3,4 | W |

Note1: Voltage is ground referenced
Note2: However, do not exceed 6V.
Note3: PCB condition $76.2 \times 114.3 \times 1.6 \mathrm{~mm}, \mathrm{Cu} 30 \%$ (SEMI conforming)
Note4: The power dissipation decreases the reciprocal of the saturated thermal resistance (1/Rth(j-a)) for each
degree $\left(1^{\circ} \mathrm{C}\right)$ that the ambient temperature is exceeded $\left(\mathrm{Ta}=25^{\circ} \mathrm{C}\right)$.
Recommended Operating Conditions
DC Items (Unless otherwise specified, $\mathrm{T}_{\mathrm{a}}=40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ )

| Characteristics | Symbol | Test Conditions | Min | Typ. | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power supply voltage | $V_{\text {DD }}$ | - | 4.5 | - | 5.5 | V |
| Output voltage when OFF | $\mathrm{V}_{\mathrm{O}}$ (OFF) | $\overline{\text { OUTn }}$ | - | - | 16 | V |
| Output voltage when ON | $\mathrm{V}_{\mathrm{O}}(\mathrm{ON})$ | $\overline{\text { OUTn }}$ | 0.7 | - | 4 | V |
| High level logic input voltage | $\mathrm{V}_{\mathrm{IH}}$ | - | 2.0 | - | $\mathrm{V}_{\mathrm{DD}}$ | V |
| Low level logic input voltage | $\mathrm{V}_{\text {IL }}$ | - | GND | - | 0.8 | V |
| High level SOUT output current | IOH | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | - | - | -1 | mA |
| Low level SOUT output current | lOL | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | - | - | 1 | mA |
| Constant current output | Io | $\overline{\text { OUTn }}$ | 2 | - | 50 | mA |

AC Items (Unless otherwise specified, $\mathrm{V}_{\mathrm{DD}}=4.5$ to $5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ )

| Characteristics | Symbol | Test Circuits | Test Conditions | Min | Typ. | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Serial data transfer frequency | fSCK | 7 | - | - | - | 25 | MHz |
| Clock pulse width | $\mathrm{t}_{\text {wSCK }}$ | 7 | SCK = "H" or "L" | 20 | - | - | ns |
| Latch pulse width | $\mathrm{t}_{\text {wSLAT }}$ | 7 | SLAT = "H" | 20 | - | - | ns |
| Enable pulse width | $\mathrm{t}_{\text {w }}$ EE1 | 7 | $\overline{\mathrm{OE}}=$ "H" or "L" , REXT $=500 \Omega$ | 100 | - | - | ns |
|  | $\mathrm{t}_{\text {w }}$ OE2 | - | When error is detected *1 | 2 | - | - | $\mu \mathrm{s}$ |
| Hold time | thold | 7 | - | 5 | - | - | ns |
|  | thold2 | 7 | - | 5 | - | - | ns |
|  | thold3 | 7 | - | 10 | - | - | ns |
|  | thold4 | 7 | - | 10 | - | - | ns |
| Setup time | tsetup1 | 7 | - | 5 | - | - | ns |
|  | tsETUP2 | 7 | - | 5 | - | - | ns |
|  | tsetup3 | 7 | - | 10 | - | - | ns |
|  | tsetup4 | 7 | - | 10 | - | - | ns |
| Maximum clock rise time | $t_{r}$ | 7 | *2 | - | - | 500 | ns |
| Maximum clock fall time | $\mathrm{t}_{\mathrm{f}}$ | 7 | *2 | - | - | 500 | ns |

Note1: Please refer to page 16 for details of the error detection.
Note2: If the device is connected in a cascade and the tr/tf of the clock waveform increases due to deceleration of the clock waveform, it may not be possible to achieve the timing required for data transfer. Please keep these timing conditions in mind when designing your application.

Electrical Characteristics (Unless otherwise specified, $\mathrm{V}_{\mathrm{DD}}=4.5$ to 5.5 V and $\mathrm{T}_{\mathrm{a}}=\mathbf{2 5}^{\circ} \mathrm{C}$ )

| Characteristics | Symbol | Test Circuits | Test Conditions | Min | Typ. | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| High level logic output voltage | $\mathrm{V}_{\mathrm{OH}}$ | 1 | $\mathrm{IOH}^{\prime}=-1 \mathrm{~mA}$, SOUT | $\begin{gathered} V_{D D} \\ -0.4 \end{gathered}$ | - | - | V |
| Low level logic output voltage | $\mathrm{V}_{\mathrm{OL}}$ | 1 | $\mathrm{IOH}=+1 \mathrm{~mA}$, SOUT | - | - | 0.4 | V |
| High level logic input current | $\mathrm{IIH}^{\text {H }}$ | 2 | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {DD }}, \overline{\mathrm{OE}}, \mathrm{SIN}$, SCK | - | - | 1 | $\mu \mathrm{A}$ |
| Low level logic input current | IIL | 3 | $\mathrm{V}_{\text {IN }}=\mathrm{GND}$, $\overline{\text { SLAT }}$, SIN, SCK | - | - | -1 | $\mu \mathrm{A}$ |
| Power supply current | IDD1 | 4 | $\begin{aligned} & \mathrm{V}_{\mathrm{O}}=16 \mathrm{~V}, \mathrm{No} \mathrm{REXT} \\ & \mathrm{SCK}=" \mathrm{~L} ", \overline{\mathrm{OE}}=\text { "H" } \end{aligned}$ | - | 0.1 | 0.5 | mA |
|  | IDD2 | 4 | $\mathrm{R}_{\mathrm{EXT}}=1.56 \mathrm{k} \Omega,$ <br> All output OFF | - | - | 7.0 | mA |
|  | IDD3 | 4 | $\mathrm{R}_{\mathrm{EXT}}=500 \Omega$ <br> All output OFF | - | - | 14.0 | mA |
|  | IDD4 | 4 | $\mathrm{R}_{\mathrm{EXT}}=1.2 \mathrm{k} \Omega \text {, }$ <br> All output ON | - | - | 7.0 | mA |
|  | IDD5 | 4 | $\mathrm{R}_{\mathrm{EXT}}=500 \Omega$ <br> All output ON | - | - | 14.0 | mA |
| Constant current output | lo1*1 | 5 | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=1.0 \mathrm{~V}, \\ & \mathrm{R}_{\mathrm{EXT}}=1.56 \mathrm{k} \Omega \end{aligned}$ | 14.1 | 15 | 15.9 | mA |
|  | l 2 | 5 | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=1.0 \mathrm{~V}, \\ & \mathrm{R}_{\mathrm{EXT}}=500 \Omega \end{aligned}$ | 44.2 | 47 | 49.8 | mA |
| Output OFF leak current | IOK | 5 | $\mathrm{V}_{\mathrm{O}}=16 \mathrm{~V}, \mathrm{R}_{\mathrm{EXT}}=1.56 \mathrm{k} \Omega,$ <br> All output OFF | - | - | 0.5 | $\mu \mathrm{A}$ |
| Constant current error | ${ }^{1} \mathrm{O}$ | 5 | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=1.0 \mathrm{~V}, \\ & \mathrm{R}_{\mathrm{EXT}}=1.56 \mathrm{k} \Omega, \overline{\mathrm{OUT0}} \text { to } \overline{\mathrm{OUT} 15} \end{aligned}$ | - | $\pm 1$ | $\pm 3$ | \% |
| Constant current power supply voltage regulation | \%VDD | 5 | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=4.5 \text { to } 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=1.0 \mathrm{~V}, \\ & \mathrm{R}_{\mathrm{EXT}}=1.56 \mathrm{k} \Omega, \overline{\mathrm{OUT0}} \text { to } \overline{\mathrm{OUT} 15} \end{aligned}$ | - | $\pm 1$ | $\pm 4$ | \%/V |
| Constant current output voltage regulation | \% $\mathrm{V}_{\mathrm{O}}$ | 5 | $\begin{array}{\|l} \mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=1.0 \text { to } 3.0 \mathrm{~V}, \\ \mathrm{R}_{\mathrm{EXT}}=1.56 \mathrm{k} \Omega, \overline{\mathrm{OUT0}} \text { to } \overline{\mathrm{OUT} 15} \end{array}$ | - | $\pm 1$ | $\pm 4$ | \%/V |
| Pull-up resistor | RUP | 3 | $\overline{\mathrm{OE}}$ | 250 | 500 | 800 | k $\Omega$ |
| Pull-down resistor | RDOWN | 2 | SLAT | 250 | 500 | 800 | k $\Omega$ |

Note1: TCA62746AFG is guaranteed by this specification manufactured after the week 47 of 2007 (Weekly code 747).
TCA62746AFNG is guaranteed by this specification.
Electrical Characteristics during OOD/OSD Mode
(Unless otherwise specified, $\mathrm{V}_{\mathrm{DD}}=4.5$ to 5.5 V and $\mathrm{T}_{\mathrm{a}}=25^{\circ} \mathrm{C}$ )

| Characteristics | Symbol | Test Circuits | Test Conditions | Min | Typ. | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OOD voltage | VOOD | 6 | $\mathrm{R}_{\mathrm{EXT}}=464 \Omega$ to $11.5 \mathrm{k} \Omega$ | - | 0.30 | 0.40 | V |
| OSD voltage | $\mathrm{V}_{\text {OSD }}$ | 6 | $\mathrm{R}_{\mathrm{EXT}}=464 \Omega$ to $11.5 \mathrm{k} \Omega$ | 2.85 | 3.0 | - | V |

Switching Characteristics (Unless otherwise specified, $\mathrm{T}_{\mathrm{a}}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ )

| Characteristics |  | Symbol | Test Circuits | Test Conditions | Min | Typ. | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Propagation delay time | SCK- $\overline{\text { OUTO }}$ | $\mathrm{t}_{\mathrm{pLH}} 1$ | 7 | $\overline{\text { SLAT }}=$ "H", $\overline{\mathrm{OE}}=$ "L" | - | 20 | 100 | ns |
|  | $\overline{\text { SLAT - }}$ OUT0 | $\mathrm{tpLH}^{2}$ | 7 | $\overline{\mathrm{OE}}=$ "L" | - | 20 | 100 |  |
|  | $\overline{\mathrm{OE}}$ - $\overline{\text { OUTO }}$ | tpLH3 | 7 | $\overline{\text { SLAT }}=$ " ${ }^{\prime \prime}$ | - | 20 | 100 |  |
|  | SCK-SOUT | $\mathrm{t}_{\mathrm{pLH}}$ | 7 | - | 5 | 10 | - |  |
|  | SCK- $\overline{\text { OUT0 }}$ | $\mathrm{t}_{\mathrm{pHL}} 1$ | 7 | $\overline{\text { SLAT }}=$ "H", $\overline{\mathrm{OE}}=$ "L" | - | 50 | 100 |  |
|  | $\overline{\text { SLAT - }}$ OUT0 | $\mathrm{t}_{\mathrm{p} H 2}$ | 7 | $\overline{\mathrm{OE}}=$ "L" | - | 50 | 100 |  |
|  | $\overline{\text { OE - } \overline{\text { OUTO }} \text { }}$ | $\mathrm{t}_{\mathrm{p} H 2} 3$ | 7 | $\overline{\text { SLAT }}=$ "H" | - | 50 | 100 |  |
|  | SCK-SOUT | $t_{\text {pHL }}$ | 7 | - | 15 | 20 | - |  |
| Output rise time |  | $\mathrm{t}_{\text {or }}$ | 7 | 10 to $90 \%$ of voltage waveform | - | 30 | 150 | ns |
| Output fall time |  | $\mathrm{t}_{\text {of }}$ | 7 | 90 to $10 \%$ of voltage waveform | - | 70 | 150 | ns |
| Output delay time |  | tDLY (ON) | 7 | $\overline{\text { OUTn }}$ - $\overline{\text { OUT }}(\mathrm{n}+1)$ between adjacent outputs | - | 20 | - | ns |
| Output delay time |  | $t_{\text {DLY }}(\mathrm{OFF})$ | 7 | $\overline{\text { OUTn }}-\overline{\text { OUT }}(\mathrm{n}+1)$ <br> between adjacent outputs | - | 20 | - | ns |

## I/O Equivalent Circuits

## 1. SCK, SIN


3. SLAT

2. $\overline{O E}$

4. SOUT

5. $\overline{\text { OUTO }}$ to OUT15


## Test Circuits

Test Circuit1: High level logic input voltage / Low level logic input voltage


Test Circuit2: High level logic input current / Pull-down resistor


Test Circuit3: Low level logic input current / Pull-up resistor


Test Circuit4: Power supply current


Test Circuit5: Constant current output / Output OFF leak current / Constant current error Constant current power supply voltage regulation / Constant current output voltage regulation


Test Circuit6: OOD voltage / OSD voltage


All output terminals is set to turning on, only one output terminal is connected with the $\mathrm{V}_{02}$ power supply, and $\mathrm{V}_{\mathrm{O} 2}$ is changed. $\mathrm{V}_{\mathrm{OOD}} / \mathrm{V}_{\mathrm{OSD}}$ is confirmed by the error detection result from SOUT.

## Test Circuit7: Switching Characteristics



## Output Delay Circuit

This is designed for high speed switching between outputs and is intended to have the effect of reducing switching noise by reducing the di/dt when all outputs are ON or OFF at the same time. There is a switching time lag ( 20 ns typ.) between adjacent outputs.

The equivalent circuit chart of the delay circuit is shown in the following.


## Timing Waveforms

## 1. SCK, SIN, SOUT


2. SCK, SIN, $\overline{\text { SLAT }}, \overline{O E}, \overline{O U T O}$

3. $\overline{\text { OUTO }}$

4. OOD Mode/OSD Mode

5. OOD/OSD Read Mode


## PWM grayscale control

This IC is possible to PWM grayscale control by the input of the PWM signal to the EN terminal.
When PWM grayscale control is done, we recommend the LED power-supply voltage to be set to become the satiety region of the constant current characteristic. When using this IC outside the saturation area, PWM grayscale control cannot be normally done.

## Switching to Open Circuit Detection (OOD) and Short Circuit Detection (OSD) Modes Switching to OSD mode



The signal sequence set to be in the OSD mode. Here, the SLAT active pulse would not latch any data.

## Switching to OOD mode



The signal sequence set to be in the OOD mode. Here, the $\overline{\text { SLAT }}$ active pulse would not latch any data.

## Reading Error Status Code



When the above signal sequence is set in the OOD and OSD modes, the error state code can be read through the terminal SOUT.

Error state code of OOD detection mode

|  | Error state code | State of output terminal |
| :---: | :---: | :---: |
| $V_{\text {OOD }} \geq \mathrm{V}_{\mathrm{O}}$ | 0 | Open circuit |
| $\mathrm{V}_{\text {OOD }}<\mathrm{V}_{\mathrm{O}}$ | 1 | Normal |

Error state code of OSD detection mode

|  | Error state code | State of output terminal |
| :---: | :---: | :---: |
| $\mathrm{V}_{\text {OSD }} \leq \mathrm{V}_{\mathrm{O}}$ | 0 | Short circuit |
| $\mathrm{V}_{\text {OSD }}>\mathrm{V}_{0}$ | 1 | Normal |

## Description

In the OOD and OSD modes, the state of $\overline{\mathrm{OE}}$ must be switched from "H" to "L". And, then, This IC would execute Open-/Short-circuit Detection as well as enabling output ports to drive current.
At least three clock must be inputs at the "L" state of $\overline{\mathrm{OE}}$ and the third clock should be at least $2 \mu \mathrm{~s}$ after the falling edge of $\overline{\mathrm{OE}}$. the detected error status into the built-in shift register is done by rising edge of this third clock.
When $\overline{\mathrm{OE}}$ is " L ", the serial data cannot be input from the terminal SIN.
When $\overline{\mathrm{OE}}$ is changed from " L " to " H ", the error state code is output from the terminal SOUT synchronizing with the clock.

## Switching to Normal Mode



The signal sequence set to be in the Normal mode.

## Timing chart of error detection mode (OSD mode)



## Reference data

*This data is provided for reference only. Thorough evaluation and testing should be implemented when designing your application's mass production design.

## Set output current - Duty cycle graph


lo - Duty




## Reference data

*This data is provided for reference only. Thorough evaluation and testing should be implemented when designing your application's mass production design.

## Output Current - R $\mathrm{Rext}^{\text {Resistor }}$



Constant current characteristic


## Package Dimensions

SSOP24-P-300-1.00B



Weight: 0.32 g (typ.)

## Package Dimensions



Weight: 0.14 g (typ.)

## Serge resisting

The terminals which are weak to electro static discharge are shown in the following table.

| pin | MM Model ESD test Result (Internal Standard $\pm 200$ V) |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | - Serge |  | + Serge |  |
|  | Standard | TEST Result | Standard | TEST Result |
| 1 | $V_{D D}$ | 200V | $V_{D D}$ | 200V |
| 2 | $\mathrm{V}_{\mathrm{DD}}$,GND | 200 V | $\mathrm{V}_{\mathrm{DD}}$,GND | 200 V |
| 3 | $V_{\text {DD }}$,GND | 200 V | $\mathrm{V}_{\mathrm{DD}}$,GND | 200 V |
| 4 | $V_{\text {DD }}$,GND | 200V | $\mathrm{V}_{\text {DD }}$,GND | 200 V |
| 5 | $V_{\text {DD }}$,GND | 200V | $V_{\text {DD }}$,GND | 160V |
| 6 | $V_{\text {DD }}$,GND | 200 V | $V_{\text {DD }}$,GND | 160V |
| 7 | $V_{\text {DD }}$,GND | 200 V | $V_{\text {DD }}$,GND | 160V |
| 8 | $\mathrm{V}_{\text {DD }}$,GND | 200V | $\mathrm{V}_{\text {DD }}$,GND | 160V |
| 9 | $V_{\text {DD }}$,GND | 200 V | $V_{\text {DD }}$,GND | 160V |
| 10 | $V_{\text {DD }}$,GND | 200V | $\mathrm{V}_{\text {DD }}$,GND | 160V |
| 11 | $V_{\text {DD }}$,GND | 200V | $V_{\text {DD }}$,GND | 160V |
| 12 | $V_{\text {DD }}$,GND | 200V | $\mathrm{V}_{\text {DD }}$,GND | 160V |
| 13 | $\mathrm{V}_{\text {DD }}$,GND | 200 V | $\mathrm{V}_{\text {DD }}$,GND | 160V |
| 14 | $V_{\text {DD }}$,GND | 200 V | $V_{\text {DD }}$,GND | 160V |
| 15 | $V_{\text {DD }}$,GND | 200 V | $V_{\text {DD }}$,GND | 160V |
| 16 | $V_{\text {DD, GND }}$ | 200V | $\mathrm{V}_{\text {DD }}$,GND | 160V |
| 17 | $\mathrm{V}_{\mathrm{DD}}$,GND | 200 V | $\mathrm{V}_{\mathrm{DD}}$,GND | 160V |
| 18 | $V_{\text {DD }}$,GND | 200 V | $\mathrm{V}_{\text {DD }}$,GND | 160V |
| 19 | $V_{\text {DD }}$,GND | 200 V | $V_{\text {DD }}$,GND | 160V |
| 20 | $V_{\text {DD }}$,GND | 200 V | $V_{\text {DD }}$,GND | 160 V |
| 21 | $\mathrm{V}_{\text {DD }}$,GND | 200V | $\mathrm{V}_{\text {DD }}$,GND | 200 V |
| 22 | $V_{\text {DD }}$,GND | 200 V | $V_{\text {DD }}$,GND | 200 V |
| 23 | $\mathrm{V}_{\mathrm{DD}}, \mathrm{GND}$ | 200 V | $\mathrm{V}_{\mathrm{DD}}$,GND | 200 V |
| 24 | GND | 200V | GND | 200V |

## Notes on Contents

## 1. Block Diagrams

Some of the functional blocks, circuits, or constants in the block diagram may be omitted or simplified for explanatory purposes.

## 2. Equivalent Circuits

The equivalent circuit diagrams may be simplified or some parts of them may be omitted for explanatory purposes.

## 3. Timing Charts

Timing charts may be simplified for explanatory purposes.

## 4. Application Circuits

The application circuits shown in this document are provided for reference purposes only. Thorough evaluation is required, especially at the mass production design stage.
Toshiba does not grant any license to any industrial property rights by providing these examples of application circuits.

## 5. Test Circuits

Components in the test circuits are used only to obtain and confirm the device characteristics. These components and circuits are not guaranteed to prevent malfunction or failure from occurring in the application equipment.

## IC Usage Considerations

## Notes on handling of ICs

[1] The absolute maximum ratings of a semiconductor device are a set of ratings that must not be exceeded, even for a moment. Do not exceed any of these ratings.
Exceeding the rating(s) may cause the device breakdown, damage or deterioration, and may result injury by explosion or combustion.
[2] Use an appropriate power supply fuse to ensure that a large current does not continuously flow in case of over current and/or IC failure. The IC will fully break down when used under conditions that exceed its absolute maximum ratings, when the wiring is routed improperly or when an abnormal pulse noise occurs from the wiring or load, causing a large current to continuously flow and the breakdown can lead smoke or ignition. To minimize the effects of the flow of a large current in case of breakdown, appropriate settings, such as fuse capacity, fusing time and insertion circuit location, are required.
[3] If your design includes an inductive load such as a motor coil, incorporate a protection circuit into the design to prevent device malfunction or breakdown caused by the current resulting from the inrush current at power ON or the negative current resulting from the back electromotive force at power OFF. IC breakdown may cause injury, smoke or ignition.
Use a stable power supply with ICs with built-in protection functions. If the power supply is unstable, the protection function may not operate, causing IC breakdown. IC breakdown may cause injury, smoke or ignition.
[4] Do not insert devices in the wrong orientation or incorrectly. Make sure that the positive and negative terminals of power supplies are connected properly. Otherwise, the current or power consumption may exceed the absolute maximum rating, and exceeding the rating(s) may cause the device breakdown, damage or deterioration, and may result injury by explosion or combustion.
In addition, do not use any device that is applied the current with inserting in the wrong orientation or incorrectly even just one time.
[5] Carefully select external components (such as inputs and negative feedback capacitors) and load components (such as speakers), for example, power amp and regulator.
If there is a large amount of leakage current such as input or negative feedback condenser, the IC output DC voltage will increase. If this output voltage is connected to a speaker with low input withstand voltage, overcurrent or IC failure can cause smoke or ignition. (The over current can cause smoke or ignition from the IC itself.) In particular, please pay attention when using a Bridge Tied Load (BTL) connection type IC that inputs output DC voltage to a speaker directly.

About solderability, following conditions were confirmed

- Solderability
(1) Use of $\mathrm{Sn}-37 \mathrm{~Pb}$ solder Bath
- solder bath temperature $=230^{\circ} \mathrm{C}$
- dipping time $=5$ seconds
- the number of times = once
- use of R-type flux
(2) Use of $\mathrm{Sn}-3.0 \mathrm{Ag}-0.5 \mathrm{Cu}$ solder Bath
- solder bath temperature $=245^{\circ} \mathrm{C}$
- dipping time $=5$ seconds
- the number of times = once
- use of R-type flux


## RESTRICTIONS ON PRODUCT USE

- The information contained herein is subject to change without notice.
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc.
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.).These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in his document shall be made at the customer's own risk.
- The products described in this document shall not be used or embedded to any downstream products of which manufacture, use and/or sale are prohibited under any applicable laws and regulations.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patents or other rights of TOSHIBA or the third parties.
- Please use these products in this document in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances. Toshiba assumes no liability for damage or losses occurring as a result of noncompliance with applicable laws and regulations.
- The products described in this document are subject to foreign exchange and foreign trade control laws.

