P4C1256L
LOW POWER 32K x 8
STATIC CMOS RAM

FEATURES

- V_{CC} Current (Commercial/Industrial)
  — Operating: 70mA/85mA
  — CMOS Standby: 100µA/100µA
- Access Times
  —55/70 (Commercial or Industrial)
- Single 5 Volts ±10% Power Supply
- Easy Memory Expansion Using CE and OE Inputs

- Common Data I/O
- Three-State Outputs
- Fully TTL Compatible Inputs and Outputs
- Advanced CMOS Technology
- Automatic Power Down
- Packages
  —28-Pin 600 mil DIP
  —28-Pin 300 mil CERDIP
  —28-Pin 300 mil Narrow Body SOP

DESCRIPTION

The P4C1256L is a 262,144-bit low power CMOS static RAM organized as 32Kx8. The CMOS memory requires no clocks or refreshing, and has equal access and cycle times. Inputs are fully TTL-compatible. The RAM operates from a single 5V±10% tolerance power supply.

Access times of 55 ns and 70 ns are available. CMOS is utilized to reduce power consumption to a low level.

The P4C1256L device provides asynchronous operation with matching access and cycle times. Memory locations are specified on address pins A_0 to A_{14}. Reading is accomplished by device selection (CE and output enabling (OE) while write enable (WE) remains HIGH. By presenting the address under these conditions, the data in the addressed memory location is presented on the data input/output pins. The input/output pins stay in the HIGH Z state when either CE or OE is HIGH or WE is LOW.

Package options for the P4C1256L include 28-pin 600 mil DIP, 28-pin 300 mil CERDIP, and 28-pin 300 mil Narrow Body SOP packages.

FUNCTIONAL BLOCK DIAGRAM

PIN CONFIGURATION

DIP (P6, D5-2), SOP (S11-3)
TOP VIEW

RECOMMENDED OPERATING TEMPERATURE & SUPPLY VOLTAGE

Temperature Range (Ambient)	Supply Voltage
Commercial (0°C to 70°C)	$4.5V \leq V_{CC} \leq 5.5V$
Industrial (-40°C to 85°C)	$4.5 \leq V_{CC} \leq 5.5V$

MAXIMUM RATINGS[1]

Stresses greater than those listed can cause permanent damage to the device. These are absolute stress ratings only. Functional operation of the device is not implied at these or any other conditions in excess of those given in the operational sections of this data sheet. Exposure to Maximum Ratings for extended periods can adversely affect device reliability.

Symbol	Parameter	Min	Max	Unit
V_{CC}	Supply Voltage with Respect to GND	-0.5	7.0	V
V_{TERM}	Terminal Voltage with Respect to GND (up to 7.0V)	-0.5	V_{CC} + 0.5	V
T_A	Operating Ambient Temperature	-55	125	°C
S_{TG}	Storage Temperature	-65	150	°C
I_{OUT}	Output Current into Low Outputs		25	mA
I_{LAT}	Latch-up Current	>200		mA

DC ELECTRICAL CHARACTERISTICS

(Over Recommended Operating Temperature & Supply Voltage)[2]

Symbol	Parameter	Test Conditions		Min	Max	Unit
V_{OH}	Output High Voltage (I/O_0 - I/O_7)	$I_{OH} = -1mA$, $V_{CC} = 4.5V$		2.4		V
V_{OL}	Output Low Voltage (I/O_0 - I/O_7)	$I_{OL} = 2.1mA$			0.4	V
V_{IH}	Input High Voltage			2.2	V_{CC} + 0.3	V
V_{IL}	Input Low Voltage			-0.5[3]	0.8	V
I_{LI}	Input Leakage Current	$GND \leq V_{IN} \leq V_{CC}$	Ind'l.	-5	+5	µA
			Com'l.	-2	+2	
I_{LO}	Output Leakage Current	$GND \leq V_{OUT} \leq V_{CC}$ $CE \geq V_{IH}$	Ind'l.	-5	+5	µA
			Com'l.	-2	+2	
I_{SB}	V_{CC} Current TTL Standby Current (TTL Input Levels)	$V_{CC} = 5.5V$, $I_{OUT} = 0$ mA $CE = V_{IH}$			3	mA
I_{SB1}	V_{CC} Current CMOS Standby Current (CMOS Input Levels)	$V_{CC} = 5.5V$, $I_{OUT} = 0$ mA $CE \geq V_{CC}$ -0.2V			100	µA

CAPACITANCES[(4)]

(V_{CC} = 5.0V, T_A = 25°C, F = 1.0 MHz)

Symbol	Parameter	Test Conditions	Max	Unit
C_{IN}	Input Capacitance	V_{IN} = 0V	7	pF
C_{OUT}	Output Capacitance	V_{OUT} = 0V	9	pF

POWER DISSIPATION CHARACTERISTICS VS. SPEED

Symbol	Parameter	Temperature Range	*		**		Unit
			-55	-70	-55	-70	
I_{CC}	Dynamic Operating Current	Commercial	70	70	15	15	mA
		Industrial	85	85	25	25	mA

*Tested with outputs open and all address and data inputs changing at the maximum write-cycle rate. The device is continuously enabled for writing, i.e. $\overline{CE}$ and $\overline{WE}$ ≤ V_{IL} (max), $\overline{OE}$ is high. Switching inputs are 0V and 3V.

**As above but @ f=1 MHz and V_{IL}/ V_{IH} = 0V/ V_{CC}.

AC ELECTRICAL CHARACTERISTICS - READ CYCLE

(Over Recommended Operating Temperature & Supply Voltage)

Symbol	Parameter	-55		-70		Unit
		Min	Max	Min	Max	
t_{RC}	Read Cycle Time	55		70		ns
t_{AA}	Address Access Time		55		70	ns
t_{AC}	Chip Enable Access Time		55		70	ns
t_{OH}	Output Hold from Address Change	5		5		ns
t_{LZ}	Chip Enable to Output in Low Z	5		5		ns
t_{HZ}	Chip Disable to Output in High Z		20		25	ns
t_{OE}	Output Enable Low to Data Valid		30		35	ns
t_{OLZ}	Output Enable Low to Low Z	5		5		ns
t_{OHZ}	Output Enable High to High Z		20		25	ns
t_{PU}	Chip Enable to Power Up Time	0		0		ns
t_{PD}	Chip Disable to Power Down Time		55		70	ns

TIMING WAVEFORM OF READ CYCLE NO. 1 ($\overline{OE}$ CONTROLLED)[5]

TIMING WAVEFORM OF READ CYCLE NO. 2 (ADDRESS CONTROLLED)[5,6]

## TIMING WAVEFORM OF READ CYCLE NO. 3 ($\overline{CE}$ CONTROLLED)[5,7]

Notes:

1. Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to MAXIMUM rating conditions for extended periods may affect reliability.

2. Extended temperature operation guaranteed with 400 linear feet per minute of air flow.

3. Transient inputs with V_{IL} and I_{IL} not more negative than −3.0V and −100mA, respectively, are permissible for pulse widths up to 20 ns.

4. This parameter is sampled and not 100% tested.

5. $\overline{WE}$ is HIGH for READ cycle.

6. $\overline{CE}$ is LOW and $\overline{OE}$ is LOW for READ cycle.

7. ADDRESS must be valid prior to, or coincident with $\overline{CE}$ transition LOW.

8. Transition is measured ± 200 mV from steady state voltage prior to change, with loading as specified in Figure 1. This parameter is sampled and not 100% tested.

9. Read Cycle Time is measured from the last valid address to the first transitioning address.

AC CHARACTERISTICS - WRITE CYCLE
(Over Recommended Operating Temperature & Supply Voltage)

Symbol	Parameter	-55		-70		Unit
		Min	Max	Min	Max	
t_{WC}	Write Cycle Time	55		70		ns
t_{CW}	Chip Enable Time to End of Write	50		60		ns
t_{AW}	Address Valid to End of Write	50		60		ns
t_{AS}	Address Set-up Time	0		0		ns
t_{WP}	Write Pulse Width	40		50		ns
t_{AH}	Address Hold Time	0		0		ns
t_{DW}	Data Valid to End of Write	25		30		ns
t_{DH}	Data Hold Time	0		0		ns
t_{WZ}	Write Enable to Output in High Z		25		30	ns
t_{OW}	Output Active from End of Write	5		5		ns

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED)[10,11]

**Notes:**
10. CE and WE must be LOW for WRITE cycle.
11. OE is LOW for this WRITE cycle to show t_{WZ} and t_{OW}.
12. If CE goes HIGH simultaneously with WE HIGH, the output remains in a high impedance state
13. Write Cycle Time is measured from the last valid address to the first transitioning address.

TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CE CONTROLLED)[10]

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	3ns
Input Timing Reference Level	1.5V
Output Timing Reference Level	1.5V
Output Load	See Figures 1 and 2

TRUTH TABLE

| Mode	CE	OE	WE	I/O	Power
Standby	H	X	X	High Z	Standby
Standby	X	X	X	High Z	Standby
D_{OUT} Disabled	L	H	H	High Z	Active
Read	L	L	H	D_{OUT}	Active
Write	L	X	L	High Z	Active



Figure 1. Output Load

Figure 2. Thievenin Equivalent

* including scope and test fixture.

Note:
Because of the high speed of the P4C1256L, care must be taken when testing this device; an inadequate setup can cause a normal functioning part to be rejected as faulty. Long high-inductance leads that cause supply bounce must be avoided by bringing the V_{CC} and ground planes directly up to the contactor fingers. A 0.01 µF high frequency capacitor is also required between V_{CC} and ground.

To avoid signal reflections, proper termination must be used; for example, a 50Ω test environment should be terminated into a 50Ω load with 1.77V (Thevenin Voltage) at the comparator input, and a 589Ω resistor must be used in series with D_{OUT} to match 639Ω (Thevenin Resistance).

DATA RETENTION CHARACTERISTICS

Symbol	Parameter	Test Conditons	Min	Typ.* $V_{CC} =$ 2.0V	Typ.* $V_{CC} =$ 3.0V	Max $V_{CC} =$ 2.0V	Max $V_{CC} =$ 3.0V	Unit
V_{DR}	V_{CC} for Data Retention		2.0					V
I_{CCDR}	Data Retention Current	$CE \geq V_{CC} -0.2V$,		10	15	600	900	µA
t_{CDR}	Chip Deselect to Data Retention Time	$V_{IN} \geq V_{CC} -0.2V$	0					ns
t_R†	Operation Recovery Time	or $V_{IN} \leq 0.2V$	t_{RC}§					ns

*T_A = +25°C

§t_{RC} = Read Cycle Time

† This parameter is guaranteed but not tested.

DATA RETENTION WAVEFORM

ORDERING INFORMATION

P4C1256L   xx   x   x   LF
Device Type   Speed   Package   Processing   Lead Free

Lead Free Designation (LF=RoHS compliant; Blank=Standard)

C	0°C to +70°C
I	-40°C to +85°C

D	Ceramic DIP (CERDIP), 300 mil
P	Plastic DIP, 600 mil
SN	Narrow SOP, 300 mil

55, 70 ns

32K x 8 SRAM

SELECTION GUIDE

The P4C1256L is available in the following temperature, speed and package options.

Temperature Range	Package	Speed (ns)	
		55	70
Commercial	Plastic DIP, 600 mil	-55PC	-70PC
	Ceramic DIP (CERDIP)	-55DC	-70DC
	Plastic SOJ, 300 mil	-55SNC	-70SNC
Industrial	Plastic DIP, 600 mil	-55PI	-70PI
	Ceramic DIP (CERDIP)	-55DI	-70DI
	Plastic SOJ, 300 mil	-55SNI	-70SNI

Pkg #	D5-2	
# Pins	28 (300 mil)	
Symbol	**Min**	**Max**
A	-	0.225
b	0.014	0.026
b2	0.045	0.065
C	0.008	0.018
D	-	1.485
E	0.240	0.310
eA	0.300 BSC	
e	0.100 BSC	
L	0.125	0.200
Q	0.015	0.060
S1	0.005	-
α	0°	15°

CERDIP DUAL IN-LINE PACKAGE

S1

PIN 1

E

D

L Q

A

e

b2

b

eA

C

α

Pkg #	P6	
# Pins	28 (600 mil)	
Symbol	**Min**	**Max**
A	0.090	0.200
A1	0.000	0.070
b	0.014	0.020
b2	0.015	0.065
C	0.008	0.012
D	1.380	1.480
E1	0.485	0.550
E	0.600	0.625
e	0.100 BSC	
eB	0.600 TYP	
L	0.100	0.200
α	0°	15°

PLASTIC DUAL IN-LINE PACKAGE

PIN 1

E1

SEATING PLANE

D

L A1

A

e

b2

b

E

C

α

eB

Pkg #	S11-3	
# Pins	28 (300 Mil)	
Symbol	Min	Max
A	0.094	0.110
A1	0.002	0.014
B	0.014	0.020
C	0.008	0.012
D	0.702	0.710
e	0.050 BSC	
E	0.291	0.300
H	0.463	0.477
h	0.010	0.029
L	0.020	0.042
α	0°	8°

SOIC/SOP SMALL OUTLINE IC PACKAGE

PIN 1

REVISIONS

DOCUMENT NUMBER: SRAM121			
DOCUMENT TITLE: P4C1256L LOW POWER 32K x 8 STATIC CMOS RAM			
REV.	**ISSUE DATE**	**ORIG. OF CHANGE**	**DESCRIPTION OF CHANGE**
OR	1997	DAB	New Data Sheet
A	Oct-05	JDB	Change logo to Pyramid
B	Jun-06	JDB	Added 28-pin ceramic DIP
C	Aug-06	JDB	Added Lead Free Designation
D	Mar-07	JDB	Corrected Narrow SOP width in Ordering Information and Selection Guide
E	Jun-07	JDB	Corrected Narrow SOP package dimensions