# P4C1256L LOW POWER 32K x 8 STATIC CMOS RAM



### **FEATURES**

- V<sub>cc</sub> Current (Commercial/Industrial)
  - Operating: 70mA/85mA
  - CMOS Standby: 100μA/100μA
- Access Times
  - -55/70 (Commercial or Industrial)
- Single 5 Volts ±10% Power Supply
- Easy Memory Expansion Using CE and OE Inputs

- Common Data I/O
- **■** Three-State Outputs
- **■** Fully TTL Compatible Inputs and Outputs
- Advanced CMOS Technology
- Automatic Power Down
- Packages
  - -28-Pin 600 mil DIP
  - -28-Pin 300 mil CERDIP
  - -28-Pin 300 mil Narrow Body SOP



### **DESCRIPTION**

The P4C1256L is a 262,144-bit low power CMOS static RAM organized as 32Kx8. The CMOS memory requires no clocks or refreshing, and has equal access and cycle times. Inputs are fully TTL-compatible. The RAM operates from a single 5V±10% tolerance power supply.

Access times of 55 ns and 70 ns are available. CMOS is utilized to reduce power consumption to a low level.


The P4C1256L device provides asynchronous operation with matching access and cycle times. Memory

locations are specified on address pins  $A_0$  to  $A_{14}$ . Reading is accomplished by device selection (CE and output enabling (OE) while write enable (WE) remains HIGH. By presenting the address under these conditions, the data in the addressed memory location is presented on the data input/output pins. The input/output pins stay in the HIGH Z state when either CE or OE is HIGH or WE is LOW.


Package options for the P4C1256L include 28-pin 600 mil DIP, 28-pin 300 mil CERDIP, and 28-pin 300 mil Narrow Body SOP packages.



# **FUNCTIONAL BLOCK DIAGRAM**



### PIN CONFIGURATION





Document # SRAM121 REV E

# **RECOMMENDED OPERATING TEMPERATURE & SUPPLY VOLTAGE**

Temperature Range (Ambient)	Supply Voltage
Commercial (0°C to 70°C)	4.5V ≤ V <sub>CC</sub> ≤ 5.5V
Industrial (-40°C to 85°C)	4.5 ≤ V <sub>cc</sub> ≤ 5.5V

## **MAXIMUM RATINGS**(1)

Stresses greater than those listed can cause permanent damage to the device. These are absolute stress ratings only. Functional operation of the device is not implied at these or any other conditions in excess of those given in the operational sections of this data sheet. Exposure to Maximum Ratings for extended periods can adversely affect device reliability.

Symbol	Parameter	Min	Max	Unit
V <sub>cc</sub>	Supply Voltage with Respect to GND	-0.5	7.0	V
$V_{TERM}$	Terminal Voltage with Respect to GND (up to 7.0V)	-0.5	V <sub>cc</sub> + 0.5	V
T <sub>A</sub>	Operating Ambient Temperature	-55	125	°C
S <sub>TG</sub>	Storage Temperature		150	°C
I <sub>OUT</sub> Output Current into Low Outputs			25	mA
I <sub>LAT</sub>	Latch-up Current	>200		mA

### DC ELECTRICAL CHARACTERISTICS

(Over Recommended Operating Temperature & Supply Voltage)(2)

Symbol	Parameter	Test Conditions	3	Min	Max	Unit
V <sub>OH</sub>	Output High Voltage (I/O <sub>0</sub> - I/O <sub>7</sub> )	$I_{OH} = -1 \text{mA}, V_{CC} = 4.5 \text{V}$		2.4		V
V <sub>OL</sub>	Output Low Voltage (I/O <sub>0</sub> - I/O <sub>7</sub> )	I <sub>OL</sub> = 2.1mA			0.4	V
V <sub>IH</sub>	Input High Voltage			2.2	V <sub>cc</sub> + 0.3	V
V <sub>IL</sub>	Input Low Voltage			<b>-</b> 0.5 <sup>(3)</sup>	0.8	V
I <sub>LI</sub>	Input Leakage Current	$GND \leq V_{IN} \leq V_{CC}$	Ind'l. Com'l.	-5 -2	+5 +2	μΑ
I <sub>LO</sub>	Output Leakage Current	$\begin{array}{l} GND \leq V_{OUT} \leq V_{CC} \\ CE \geq V_{IH} \end{array}$	Ind'l. Com'l.	-5 -2	+5 +2	μΑ
I <sub>SB</sub>	V <sub>cc</sub> Current TTL Standby Current (TTL Input Levels)	$V_{CC} = 5.5V$ , $I_{OUT} = 0$ mA $CE = V_{IH}$			3	mA
I <sub>SB1</sub>	V <sub>cc</sub> Current CMOS Standby Current (CMOS Input Levels)	$V_{CC} = 5.5V$ , $I_{OUT} = 0$ mA $CE \ge V_{CC} - 0.2V$			100	μΑ

## CAPACITANCES(4)

 $(V_{CC} = 5.0V, T_A = 25^{\circ}C, F = 1.0 MHz)$ 

Symbol	Parameter	Test Conditions	Max	Unit
C <sub>IN</sub>	Input Capacitance	$V_{IN} = 0V$	7	pF
C <sub>out</sub>	Output Capacitance	V <sub>OUT</sub> = 0V	9	pF

### POWER DISSIPATION CHARACTERISTICS VS. SPEED

Councile of	Dovementor	Temperature *		*	1	1110:4	
Symbol	Parameter	Range	-55	-70	-55	-70	Unit
I <sub>cc</sub>	Dynamic Operating Current	Commercial	70	70	15	15	mA
	Dynamic Operating Current	Industrial	85	85	25	25	mA

<sup>\*</sup>Tested with outputs open and all address and data inputs changing at the maximum write-cycle rate. The device is continuously enabled for writing, i.e. CE and WE  $\leq$  V $_{\rm IL}$  (max), OE is high. Switching inputs are 0V and 3V.


### **AC ELECTRICAL CHARACTERISTICS - READ CYCLE**

(Over Recommended Operating Temperature & Supply Voltage)


Comple at	Devemeter	-	55	-	70	l lmit
Symbol	Parameter	Min	Max	Min	Max	Unit
t <sub>RC</sub>	Read Cycle Time	55		70		ns
t <sub>AA</sub>	Address Access Time		55		70	ns
t <sub>AC</sub>	Chip Enable Access Time		55		70	ns
t <sub>OH</sub>	Output Hold from Address Change	5		5		ns
t <sub>LZ</sub>	Chip Enable to Output in Low Z	5		5		ns
t <sub>HZ</sub>	Chip Disable to Output in High Z		20		25	ns
t <sub>OE</sub>	Output Enable Low to Data Valid		30		35	ns
t <sub>OLZ</sub>	Output Enable Low to Low Z	5		5		ns
t <sub>OHZ</sub>	Output Enable High to High Z		20		25	ns
t <sub>PU</sub>	Chip Enable to Power Up Time	0		0		ns
t <sub>PD</sub>	Chip Disable to Power Down Time		55		70	ns

<sup>\*\*</sup>As above but @ f=1 MHz and  $V_{\rm IL}/V_{\rm IH} = 0 V/V_{\rm CC}$ .


### TIMING WAVEFORM OF READ CYCLE NO. 1 (OE CONTROLLED)(5)



# TIMING WAVEFORM OF READ CYCLE NO. 2 (ADDRESS CONTROLLED)(5,6)



## TIMING WAVEFORM OF READ CYCLE NO. 3 (CE CONTROLLED)(5,7)




### Notes:

- Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to MAXIMUM rating conditions for extended periods may affect reliability.
- 2. Extended temperature operation guaranteed with 400 linear feet per minute of air flow.
- 3. Transient inputs with  $V_{\rm IL}$  and  $I_{\rm IL}$  not more negative than -3.0V and -100mA, respectively, are permissible for pulse widths up to 20 ns.
- 4. This parameter is sampled and not 100% tested.
- 5. WE is HIGH for READ cycle.
- 6. CE is LOW and OE is LOW for READ cycle.
- 7. ADDRESS must be valid prior to, or coincident with CE transition LOW.
- Transition is measured ± 200 mV from steady state voltage prior to change, with loading as specified in Figure 1. This parameter is sampled and not 100% tested.
- Read Cycle Time is measured from the last valid address to the first transitioning address.

## **AC CHARACTERISTICS - WRITE CYCLE**


(Over Recommended Operating Temperature & Supply Voltage)

Cumbal	Doromotor	-55		-55 -70		l lm:4
Symbol	Parameter	Min	Max	Min	Max	Unit
t <sub>wc</sub>	Write Cycle Time	55		70		ns
t <sub>cw</sub>	Chip Enable Time to End of Write	50		60		ns
t <sub>AW</sub>	Address Valid to End of Write	50		60		ns
t <sub>AS</sub>	Address Set-up Time	0		0		ns
$\mathbf{t}_{WP}$	Write Pulse Width	40		50		ns
t <sub>AH</sub>	Address Hold Time	0		0		ns
t <sub>DW</sub>	Data Valid to End of Write	25		30		ns
t <sub>DH</sub>	Data Hold Time	0		0		ns
t <sub>wz</sub>	Write Enable to Output in High Z		25		30	ns
t <sub>ow</sub>	Output Active from End of Write	5		5		ns



- Notes:
  10. CE and WE must be LOW for WRITE cycle.
- 11. OE is LOW for this WRITE cycle to show  $t_{\rm WZ}$  and  $t_{\rm ow}$ . 12. If CE goes HIGH simultaneously with WE HIGH, the output remains in a high impedance state
- 13. Write Cycle Time is measured from the last valid address to the first transitioning address.

# TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CE CONTROLLED)(10)



DATA OUT(\*) HIGH IMPEDANCE

### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	3ns
Input Timing Reference Level	1.5V
Output Timing Reference Level	1.5V
Output Load	See Figures 1 and 2

### **TRUTH TABLE**

Mode	CE	OE	WE	I/O	Power
Standby	Н	Х	Х	High Z	Standby
Standby	Х	Х	Х	High Z	Standby
D <sub>OUT</sub> Disabled	L	Н	Н	High Z	Active
Read	L	L	Н	D <sub>OUT</sub>	Active
Write	L	Х	L	High Z	Active




Figure 1. Output Load

Figure 2. Thievenin Equivalent

### Note:

Because of the high speed of the P4C1256L, care must be taken when testing this device; an inadequate setup can cause a normal functioning part to be rejected as faulty. Long high-inductance leads that cause supply bounce must be avoided by bringing the  $V_{\rm CC}$  and ground planes directly up to the contactor fingers. A 0.01  $\mu F$  high frequency capacitor is also required between  $V_{\rm CC}$  and ground.

To avoid signal reflections, proper termination must be used; for example, a  $50\Omega$  test environment should be terminated into a  $50\Omega$  load with 1.77V (Thevenin Voltage) at the comparator input, and a  $589\Omega$  resistor must be used in series with  $D_{\text{OUT}}$  to match  $639\Omega$  (Thevenin Resistance).

 $R_{TH} = 638.7\Omega$   $V_{TH} = 1.77 V$ 30pF\* (5pF\* for  $t_{HZ}$ ,  $t_{LZ}$ ,  $t_{OHZ}$ ,  $t_{OLZ}$ ,  $t_{WZ}$  and  $t_{OW}$ )


<sup>\*</sup> including scope and test fixture.

# **DATA RETENTION CHARACTERISTICS**

Symbol	Parameter	Test Conditons	Min	Tyl	c =	V <sub>c</sub>	ax .c =	Unit
V <sub>DR</sub>	V <sub>cc</sub> for Data Retention		2.0	2.0V	3.0V	2.0V	3.0V	V
I <sub>CCDR</sub>	Data Retention Current	$CE \ge V_{CC} - 0.2V$		10	15	600	900	μΑ
t <sub>CDR</sub>	Chip Deselect to Data Retention Time	$V_{IN} \ge V_{CC} - 0.2V$	0					ns
t <sub>R</sub> <sup>†</sup>	Operation Recovery Time	or $V_{IN} \le 0.2V$	t <sub>RC</sub> §					ns

 $<sup>^{*}</sup>T_{_{A}} = +25^{\circ}C$ 

# **DATA RETENTION WAVEFORM**




 $<sup>\</sup>St_{RC}$  = Read Cycle Time

<sup>&</sup>lt;sup>†</sup> This parameter is guaranteed but not tested.



## **ORDERING INFORMATION**




## **SELECTION GUIDE**


The P4C1256L is available in the following temperature, speed and package options.


Temperature	Poekogo	Spee	d (ns)
Range	Package	55	70
Commercial	Plastic DIP, 600 mil	-55PC	-70PC
	Ceramic DIP (CERDIP)	-55DC	-70DC
	Plastic SOJ, 300 mil	-55SNC	-70SNC
Industrial	Plastic DIP, 600 mil	-55PI	-70PI
	Ceramic DIP (CERDIP)	-55DI	-70DI
	Plastic SOJ, 300 mil	-55SNI	-70SNI

Pkg #	D5-2				
# Pins	28 (300 mil)				
Symbol	Min	Max			
Α	-	0.225			
b	0.014	0.026			
b2	0.045	0.065			
С	0.008	0.018			
D	-	1.485			
Е	0.240	0.310			
eA	0.300	BSC			
е	0.100	BSC			
L	0.125	0.200			
Q	0.015	0.060			
S1	0.005	-			
α	0°	15°			

# **CERDIP DUAL IN-LINE PACKAGE**








Pkg #	P6	
# Pins	28 (600 mil)	
Symbol	Min	Max
Α	0.090	0.200
A1	0.000	0.070
b	0.014	0.020
b2	0.015	0.065
С	0.008	0.012
D	1.380	1.480
E1	0.485	0.550
E	0.600	0.625
е	0.100 BSC	
eB	0.600 TYP	
L	0.100	0.200
α	0°	15°


# PLASTIC DUAL IN-LINE PACKAGE







Pkg #	S11-3	
# Pins	28 (300 Mil)	
Symbol	Min	Max
Α	0.094	0.110
A1	0.002	0.014
В	0.014	0.020
С	0.008	0.012
D	0.702	0.710
е	0.050 BSC	
E	0.291	0.300
Н	0.463	0.477
h	0.010	0.029
L	0.020	0.042
α	0°	8°

# SOIC/SOP SMALL OUTLINE IC PACKAGE







## **REVISIONS**

**DOCUMENT NUMBER:** SRAM121 DOCUMENT TITLE: P4C1256L LOW POWER 32K x 8 STATIC CMOS RAM ORIG. OF **ISSUE** REV. **DESCRIPTION OF CHANGE CHANGE DATE** OR DAB **New Data Sheet** 1997 Α Oct-05 **JDB** Change logo to Pyramid В Jun-06 JDB Added 28-pin ceramic DIP С JDB Added Lead Free Designation Aug-06 D Mar-07 Corrected Narrow SOP width in Ordering Information and Selection **JDB** Guide Ε JDB Jun-07 Corrected Narrow SOP package dimensions