


CED1012L/CEU1012L

N-Channel Enhancement Mode Field Transistor

FEATURES

- 120V , 10A , $R_{DS(ON)}=120\text{m}\Omega$ @ $V_{GS}=5\text{V}$
- Super high dense cell design for extremely low $R_{DS(ON)}$.
- High power and current handling capability.
- TO-251 & TO-252 package.

6



ABSOLUTE MAXIMUM RATINGS (T_c=25°C unless otherwise noted)

| Parameter | Symbol | Limit | Unit |
|-----------------------------------------------------------------------|-----------------------------------|------------|------|
| Drain-Source Voltage | V _{DS} | 120 | V |
| Gate-Source Voltage | V _{GS} | ±20 | V |
| Drain Current-Continuous -Pulsed | I _D | 10 | A |
| | I _{DM} | 40 | A |
| Drain-Source Diode Forward Current | I _S | 10 | A |
| Maximum Power Dissipation @ T _c =25°C Derate above 25°C | P _D | 50 | W |
| | | 0.3 | W/°C |
| Operating and Storage Temperature Range | T _J , T _{STG} | -65 to 175 | °C |

THERMAL CHARACTERISTICS

| | | | |
|-----------------------------------------|-------------------|----|------|
| Thermal Resistance, Junction-to-Case | R _θ JC | 3 | °C/W |
| Thermal Resistance, Junction-to-Ambient | R _θ JA | 50 | °C/W |

CED1012L/CEU1012L

ELECTRICAL CHARACTERISTICS ($T_c=25^\circ\text{C}$ unless otherwise noted)

6

| Parameter | Symbol | Condition | Min | Typ | Max | Unit |
|----------------------------------------------|----------------------------|---------------------------------------------------------------------------------------------------------------------|-----|------|-----------|------------------|
| OFF CHARACTERISTICS | | | | | | |
| Drain-Source Breakdown Voltage | BV_{DSS} | $V_{\text{GS}}=0\text{V}, I_{\text{D}}=250\mu\text{A}$ | 120 | | | V |
| Zero Gate Voltage Drain Current | I_{DSS} | $V_{\text{DS}}=120\text{V}, V_{\text{GS}}=0\text{V}$ | | | 25 | μA |
| Gate-Body Leakage | I_{GSS} | $V_{\text{GS}}=\pm 20\text{V}, V_{\text{DS}}=0\text{V}$ | | | ± 100 | nA |
| ON CHARACTERISTICS^a | | | | | | |
| Gate Threshold Voltage | $V_{\text{GS}(\text{th})}$ | $V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=250\mu\text{A}$ | 1 | 1.6 | 3 | V |
| Drain-Source On-State Resistance | $R_{\text{DS}(\text{ON})}$ | $V_{\text{GS}}=5\text{V}, I_{\text{D}}=10\text{A}$ | | 100 | 120 | $\text{m}\Omega$ |
| On-State Drain Current | $I_{\text{D}(\text{ON})}$ | $V_{\text{GS}}=10\text{V}, V_{\text{DS}}=10\text{V}$ | 10 | | | A |
| Forward Transconductance | g_{FS} | $V_{\text{DS}}=10\text{V}, I_{\text{D}}=5\text{A}$ | 3 | 9.5 | | S |
| DYNAMIC CHARACTERISTICS^b | | | | | | |
| Input Capacitance | C_{ISS} | $V_{\text{DS}}=25\text{V}, V_{\text{GS}}=0\text{V}$ $f=1.0\text{MHz}$ | | 960 | | pF |
| Output Capacitance | C_{OSS} | | | 178 | | pF |
| Reverse Transfer Capacitance | C_{RSS} | | | 65 | | pF |
| SWITCHING CHARACTERISTICS^b | | | | | | |
| Turn-On Delay Time | $t_{\text{D}(\text{ON})}$ | $V_{\text{DD}}=30\text{V},$ $I_{\text{D}}=10\text{A},$ $V_{\text{GS}}=5\text{V},$ $R_{\text{GEN}}=9\Omega$ | | 42 | 50 | ns |
| Rise Time | t_{r} | | | 85 | 130 | ns |
| Turn-Off Delay Time | $t_{\text{D}(\text{OFF})}$ | | | 60 | 80 | ns |
| Fall time | t_{f} | | | 45 | 90 | ns |
| Total Gate Charge | Q_{g} | $V_{\text{DS}}=96\text{V}, I_{\text{D}}=10\text{A},$ $V_{\text{GS}}=5\text{V}$ | | 27.5 | 33 | nC |
| Gate-Source Charge | Q_{gs} | | | 5 | | nC |
| Gate-Drain Charge | Q_{gd} | | | 16 | | nC |

CED1012L/CEU1012L

ELECTRICAL CHARACTERISTICS ($T_c=25^\circ\text{C}$ unless otherwise noted)

| Parameter | Symbol | Condition | Min | Typ | Max | Unit |
|--------------------------------------------------------|----------|-------------------------------------------|-----|------|-----|------|
| DRAIN-SOURCE DIODE CHARACTERISTICS ^a | | | | | | |
| Diode Forward Voltage | V_{SD} | $V_{GS} = 0\text{V}$, $I_S = 10\text{A}$ | | 0.86 | 1.2 | V |

Notes

- a. Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.
- b. Guaranteed by design, not subject to production testing.

6




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Drain Current and Temperature

CED1012L/CEU1012L

6




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Breakdown Voltage Variation with Temperature




Figure 7. Transconductance Variation with Drain Current




Figure 8. Body Diode Forward Voltage Variation with Source Current




Figure 9. Gate Charge




Figure 10. Maximum Safe Operating Area

CED1012L/CEU1012L




Figure 11. Switching Test Circuit




Figure 12. Switching Waveforms




Figure 13. Normalized Thermal Transient Impedance Curve