PRFI IMINARY*

256MB - 32Mx64 DDR SDRAM UNBUFFERED, w/PLL

FEATURES

- DDR200, DDR266 and DDR333
- Double-data-rate architecture
- Bi-directional data strobes (DQS)
- Differential clock inputs (CK & CK#)
- Programmable Read Latency 2,2.5 (clock)
- Programmable Burst Length (2,4,8)
- Programmable Burst type (sequential & interleave)
- Edge aligned data output, center aligned data input
- Auto and self refresh
- Serial presence detect
- Power supply: 2.5V ± 0.20V
- JEDEC standard 200 pin SO-DIMM package
 - Package height options: AD4: 35.5mm (1.38") BD4: 31.75mm (1.25")

NOTE: Consult factory for availability of:

- Lead-Free or RoHS Products
- · Vendor source control options
- Industrial temperature option

DESCRIPTION

The W3EG6433S is a 32Mx64 Double Data Rate SDRAM memory module based on 256Mb DDR SDRAM component. The module consists of eight 32Mx8 DDR SDRAMs in 66 pin TSOP package mounted on a 200 Pin FR4 substrate.

Synchronous design allows precise cycle control with the use of system clock. Data I/O transactions are possible on both edges and Burst Lenths allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.

OPERATING FREQUENCIES

	DDR333 @CL=2.5	DDR266 @CL=2	DDR266 @CL=2.5	DDR200 @CL=2
Clock Speed	166MHz	133MHz	133MHz	100MHz
CL-trcd-trp	2.5-3-3	2-2-2	2.5-3-3	2-2-2

^{*} This product is under development, is not qualified or characterized and is subject to change without notice.



DEL IMINIA DV

PIN CONFIGURATIONS


PIN CONFIGURATIONS									
Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol		
1	VREF	51	Vss	101	A9	151	DQ42		
2	VREF	52	Vss	102	A8	152	DQ46		
3	Vss	53	DQ19	103	Vss	153	DQ43		
4	Vss	54	DQ23	104	Vss	154	DQ47		
5	DQ0	55	DQ24	105	A7	155	Vcc		
6	DQ4	56	DQ28	106	A6	156	Vcc		
7	DQ1	57	Vcc	107	A5	157	Vcc		
8	DQ5	58	Vcc	108	A4	158	NC		
9	Vcc	59	DQ25	109	A3	159	Vss		
10	Vcc	60	DQ29	110	A2	160	NC		
11	DQS0	61	DQS3	111	A1	161	Vss		
12	DQM0	62	DQM3	112	A0	162	Vss		
13	DQ2	63	Vss	113	Vcc	163	DQ48		
14	DQ6	64	Vss	114	Vcc	164	DQ52		
15	Vss	65	DQ26	115	A10/AP	165	DQ49		
16	Vss	66	DQ30	116	BA1	166	DQ53		
17	DQ3	67	DQ27	117	BA0	167	Vcc		
18	DQ7	68	DQ31	118	RAS#	168	Vcc		
19	DQ8	69	Vcc	119	WE#	169	DQS6		
20	DQ12	70	Vcc	120	CAS#	170	DQM6		
21	Vcc	71	NC	121	CS0#	171	DQ50		
22	Vcc	72	NC	122	NC	172	DQ54		
23	DQ9	73	NC	123	NC	173	Vss		
24	DQ13	74	NC	124	NC	174	Vss		
25	DQS1	75	Vss	125	Vss	175	DQ51		
26	DQM1	76	Vss	126	Vss	176	DQ55		
27	V _{SS}	77	DQS8	127	DQ32	177	DQ56		
28	Vss	78	DQM8	128	DQ36	178	DQ60		
29	DQ10	79	NC	129	DQ33	179	Vcc		
30	DQ14	80	NC	130	DQ37	180	Vcc		
31	DQ11	81	Vcc	131	Vcc	181	DQ57		
32	DQ15	82	Vcc	132	Vcc	182	DQ61		
33	Vcc	83	NC	133	DQS4	183	DQS7		
34	Vcc	84	NC	134	DQM4	184	DQM7		
35	CK0	85	NC	135	DQ34	185	Vss		
36	Vcc	86	NC	136	DQ38	186	Vss		
37	CK0#	87	Vss	137	Vss	187	DQ58		
38	Vss	88	Vss	138	Vss	188	DQ62		
39	Vss	89	NC NC	139	DQ35	189	DQ59		
40	Vss	90	Vss	140	DQ39	190	DQ63		
41	DQ16	91	NC NC	141	DQ40	191	Vcc		
42	DQ10	92	Vcc	142	DQ40	192	Vcc		
43	DQ17	93	Vcc	143	Vcc	193	SDA		
44	DQ17	94	Vcc	144	Vcc	194	SA0		
45	Vcc	95	NC NC	145	DQ41	195	SCL		
46	Vcc	96	CKE0	146	DQ41	196	SA1		
47	DQS2	97	NC	147	DQS5	197	VCCSPD		
48	DQ32 DQM2	98	NC NC	148	DQ35	198	SA2		
49	DQIVI2 DQ18	99	A12	149	Vss	199	Vccid		
50	DQ18 DQ22	100	A12	150	Vss	200	NC		
50	DQZZ	100	AII	100	vss	200	INC		

PIN NAMES

A0 – A12	Address input (Multiplexed)
BA0-BA1	Bank Select Address
DQ0-DQ63	Data Input/Output
DQS0-DQS8	Data Strobe Input/Output
CK0	Clock input
CK0#	Clock input
CKE0	Clock Enable Input
CS0#	Chip select Input
RAS#	Row Address Strobe
CAS#	Column Address Strobe
WE#	Write Enable
DQM0-DQM8	Data-In Mask
Vcc	Power Supply
Vccq	Power Supply for DQS
Vss	Ground
VREF	Power Supply for Reference
VCCSPD	Serial EEPROM Power Supply
SDA	Serial data I/O
SCL	Serial clock
SA0-SA2	Address in EEPROM
Vccid	Vcc Identification Flag
NC	No Connect



FUNCTIONAL BLOCK DIAGRAM



W3EG6433S-AD4

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Units
Voltage on any pin relative to Vss	VIN, VOUT	-0.5 to 3.6	V
Voltage on Vcc supply relative to Vss	Vcc, Vccq	-1.0 to 3.6	V
Storage Temperature	T _{STG}	-55 to +150	°C
Power Dissipation	PD	8	W
Short Circuit Current	los	50	mA

Note:

Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to recommended operating condition.

Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

DC CHARACTERISTICS

 $0^{\circ}\text{C} \leq \text{Ta} \leq 70^{\circ}\text{C}$, $\text{Vcc} = 2.5\text{V} \pm 0.2\text{V}$

Parameter	Symbol	Min	Max	Unit
Supply Voltage	Vcc	2.3	2.7	V
Supply Voltage	Vccq	2.3	2.7	V
Reference Voltage	VREF	Vccq/2 - 50mV	Vccq/2 + 50mV	V
Termination Voltage	Vтт	VREF - 0.04	VREF + 0.04	V
Input High Voltage	VIH	VREF + 0.15	Vccq + 0.3	V
Input Low Voltage	VIL	-0.3	VREF - 0.15	V
Output High Voltage	Voн	VTT + 0.76	_	V
Output Low Voltage	Vol	_	VTT - 0.76	V

CAPACITANCE

 $T_A = 25^{\circ}C$, f = 1MHz, $V_{CC} = 3.3V$, $V_{REF} = 1.4V \pm 200 mV$

Parameter	Symbol	Max	Unit
Input Capacitance (A0-A12)	C _{IN1}	29	pF
Input Capacitance (RAS#, CAS#, WE#)	C _{IN2}	29	pF
Input Capacitance (CKE0)	Cins	29	pF
Input Capacitance (CK0,CK0#)	CIN4	5.5	pF
Input Capacitance (CS0#)	Cin5	29	pF
Input Capacitance (DQM0-DQM8)	CIN6	8	pF
Input Capacitance (BA0-BA1)	C _{IN7}	29	pF
Data input/output capacitance (DQ0-DQ63)(DQS)	Соит	8	pF

DDEI IMINIADV

IDD SPECIFICATIONS AND TEST CONDITIONS

Recommended operating conditions, $0^{\circ}C \le T_A \le 70^{\circ}C$, $V_{CCQ} = 2.5V \pm 0.2V$, $V_{CC} = 2.5V \pm 0.2V$

			DDR333@CL=2.5	DDR266@CL=2, 2.5	DDR200@CL=2	
Parameter	Symbol	Conditions	Max	Max	Max	Units
Operating Current	IDDO	One device bank; Active - Precharge; trc=trc(MIN); tck=tck(MIN); DQ,DM and DQS inputs changing once per clock cycle; Address and control inputs changing once every two cycles.	1275	1276	1235	mA
Operating Current	IDD1	One device bank; Active-Read-Precharge; Burst = 2; txc=txc(MIN);tcx=tcx(MIN); lout = 0mA; Address and control inputs changing once per clock cycle.	1635	1555	1435	mA
Precharge Power-Down Standby Current	IDD2P	All device banks idle; Power- down mode; tck=tck(MIN); CKE=(low)	32	32	32	mA
Idle Standby Current	IDD2F	CS# = High; All device banks idle; tck=tck(MIN); CKE = high; Address and other control inputs changing once per clock cycle. Vin = Vref for DQ, DQS and DM.	675	635	635	mA
Active Power-Down Standby Current	IDD3P	One device bank active; Power-down mode; tck(MIN); CKE=(low)	240	200	240	mA
Active Standby Current	lddзn	CS# = High; CKE = High; One device bank; Active-Precharge; tRc=tRAS(MAX); tck=tck(MIN); DQ, DM and DQS inputs changing twice per clock cycle; Address and other control inputs changing once per clock cycle.	755	675	675	mA
Operating Current	IDD4R	Burst = 2; Reads; Continous burst; One device bank active; Address and control inputs changing once per clock cycle; tck=tck(MIN); lout = 0mA.	1675	1475	1475	mA
Operating Current	I _{DD4W}	Burst = 2; Writes; Continous burst; One device bank active; Address and control inputs changing once per clock cycle; tck=tck(MIN); DQ,DM and DQS inputs changing twice per clock cycle.	1675	1475	1475	mA
Auto Refresh Current	I _{DD5}	t _{RC} =t _{RC} (MIN)	2315	2155	2235	mA
Self Refresh Current	IDD6	CKE ≤ 0.2V	307	307	307	mA
Operating Current	I _{DD7A}	Four bank interleaving Reads (BL=4) with auto precharge with trc=trc (MIN); tck=tck(MIN); Address and control inputs change only during Active Read or Write commands.	3555	3075	3195	mA

^{*} For DDR333 consult factory



PRFI IMINARY

DETAILED TEST CONDITIONS FOR DDR SDRAM IDD1 & IDD7A

IDD1: OPERATING CURRENT: ONE BANK

- Typical Case: Vcc=2.5V, T=25°C
 Worst Case: Vcc=2.7V, T=10°C
- 3. Only one bank is accessed with t_{RC} (min), Burst Mode, Address and Control inputs on NOP edge are changing once per clock cycle. Iout = 0mA
- 4. Timing Patterns:
 - DDR200 (100 MHz, CL=2): tck=10ns, CL2, BL=4, tRCD=2*tck, tRAS=5*tck
 Read: A0 N R0 N N P0 N A0 N - repeat the same timing with random address changing; 50% of data changing at every burst
 - DDR266 (133MHz, CL=2.5): tck=7.5ns, CL=2.5, BL=4, tRCD=3*tck, tRC=9*tck, tRAS=5*tck Read: A0 N N R0 N P0 N N N A0 N - repeat the same timing with random address changing; 50% of data changing at every burst
 - DDR266 (133MHz, CL=2): tck=7.5ns, CL=2, BL=4, tRcD=3*tck, tRc=9*tck, tRas=5*tck Read: A0 N N R0 N P0 N N N A0 N - repeat the same timing with random address changing; 50% of data changing at every burst
 - DDR333 (166MHz, CL=2.5): tck=6ns, BL=4, tRCD=10*tck, tRAS=7*tck
 Read: A0 N N R0 N P0 N N N A0 N - repeat the same timing with random address changing; 50% of data changing at every burst

IDD7A: OPERATING CURRENT: FOUR BANKS

- 1. Typical Case: Vcc=2.5V, T=25°C
- 2. Worst Case: Vcc=2.7V, T=10°C
- Four banks are being interleaved with t_{RC} (min), Burst Mode, Address and Control inputs on NOP edge are not changing. lout=0mA
- 4. Timing Patterns:
 - DDR200 (100 MHz, CL=2): tck=10ns, CL2, BL=4, tRRD=2*tck, tRCD=3*tck, Read with Autoprecharge Read: A0 N A1 R0 A2 R1 A3 R2 A0 R3 A1 R0 - repeat the same timing with random address changing; 100% of data changing at every burst
 - DDR266 (133MHz, CL=2.5): tck=7.5ns, CL=2.5, BL=4, tRRD=3*tck, tRCD=3*tck
 Read with Autoprecharge
 Read: A0 N A1 R0 A2 R1 A3 R2 N R3 A0 N A1 R0 - repeat the same timing with random address changing; 100% of data changing at every burst
 - DDR266 (133MHz, CL=2): tck=7.5ns, CL2=2, BL=4, trrd=2*tck, trcd=2*tck Read: A0 N A1 R0 A2 R1 A3 R2 N R3 A0 N A1 R0 - repeat the same timing with random address changing; 100% of data changing at every burst
 - DDR333 (166MHz, CL=2.5): tck=6ns, BL=4, tRRD=3*tck, tRCD=3*tck, Read with Autoprecharge Read: A0 N A1 R0 A2 R1 A3 R2 N R3 A0 N A1 R0 - repeat the same timing with random address changing; 100% of data changing at every burst

Legend : A = Activate, R = Read, W = Write, P = Precharge, N = NOP

A (0-3) = Activate Bank 0-3 R (0-3) = Read Bank 0-3



DDR SDRAM COMPONENT ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC **OPERATING CONDITIONS**

AC CHARACTERISTICS			335 262		265	/202	UNITS	NOTES		
ARAMETER S		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX		
Access window of DQs from CK/CK#		tac	-0.70	+0.70	-0.75	+0.75	-0.75	+0.75	ns	
CK high-level width		tсн	0.45	0.55	0.45	0.55	0.45	0.55	tcĸ	26
CK low-level width		tcL	0.45	0.55	0.45	0.55	0.45	0.55	tcĸ	26
Clock cycle time	CL = 2.5	tck (2.5)	6	13	7.5	13	7.5	13	ns	40, 45
	CL = 2	tck (2)	7.5	13	7.5	13	7.5/10	13	ns	40, 45
DQ and DM input hold time relative to DQS		tон	0.45		0.5		0.5		ns	23, 27
DQ and DM input setup time relative to DQS		t _{DS}	0.45		0.5		0.5		ns	23, 27
DQ and DM input pulse width (for each input)		t _{DIPW}	1.75		1.75		1.75		ns	27
Access window of DQS from CK/CK#		togsck	-0.60	+0.60	-0.75	+0.75	-0.75	+0.75	ns	
DQS input high pulse width		tDQSH	0.35		0.35		0.35		tск	
DQS input low pulse width		tDQSL	0.35		0.35		0.35		tcĸ	
DQS-DQ skew, DQS to last DQ valid, per group, per acc	cess	toqsq		0.4		0.5		0.5	ns	22, 23
Write command to first DQS latching transition		togss	0.75	1.25	0.75	1.25	0.75	1.25	tcĸ	
DQS falling edge to CK rising - setup time		toss	0.20		0.20		0.20		tcĸ	
DQS falling edge from CK rising - hold time		tosh	0.20		0.20		0.20		tск	
Half clock period		t _{HP}	tch,tcl		tcH,tcL		tcH,tcL		ns	8
Data-out high-impedance window from CK/CK#		tHZ		+0.70		+0.75		+0.75	ns	16, 37
Data-out low-impedance window from CK/CK#		t _{LZ}	-0.70		-0.75		-0.75		ns	16, 37
Address and control input hold time (fast slew rate)		tiHF	0.75		0.90		0.90		ns	12
Address and control input setup time (fast slew rate)		tisf	0.75		0.90		.900		ns	12
Address and control input hold time (slow slew rate)		tıнs	0.8		1		1		ns	12
Address and control input setup time (slow slew rate)		tiss	0.8		1		1		ns	12
Address and Control input pulse width (for each input)		tipw	2.2		2.2		2.2		ns	
LOAD MODE REGISTER command cycle time		t _{MRD}	12		15		15		ns	



DDR SDRAM COMPONENT ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC **OPERATING CONDITIONS** (Continued)


OPERATING CONDITIONS (Continued)									
AC CHARACTERISTICS		33	335		62	265	/202	UNITS	NOTES
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MAX	
DQ-DQS hold, DQS to first DQ to go non-valid, per access	tqн	thp-tqhs		thp - tqhs		thp-tqhs		ns	22, 23
Data hold skew factor	tqns		0.55		0.75		0.75	ns	
ACTIVE to PRECHARGE command	tras	42	70,000	40	120,000	40	120,000	ns	31, 48
ACTIVE to READ with Auto precharge command	trap	15		15		20		ns	
ACTIVE to ACTIVE/AUTO REFRESH command period	trc	60		60		65		ns	
AUTO REFRESH command period	trfc	72		75		75		ns	43
ACTIVE to READ or WRITE delay	t _{RCD}	15		15		20		ns	
PRECHARGE command period	t _{RP}	15		15		20		ns	
DQS read preamble	trpre	0.9	1.1	0.9	1.1	0.9	1.1	tск	38
DQS read postamble	trpst	0.4	0.6	0.4	0.6	0.4	0.6	tск	38
ACTIVE bank a to ACTIVE bank b command	t _{RRD}	12		15		15		ns	
DQS write preamble	twpre	0.25		0.25		0.25		tcĸ	
DQS write preamble setup time	twpres	0		0		0		ns	18, 19
DQS write postamble	twpst	0.4	0.6	0.4	0.6	0.4	0.6	tcĸ	17
Write recovery time	twr	15		15		15		ns	
Internal WRITE to READ command delay	twrr	1		1		1		tск	
Data valid output window	NA	tq+-1	DQSQ	t _{QH} -t	DQSQ	tq+-tpqsq		ns	22
REFRESH to REFRESH command interval	trefc		70.3		70.3		70.3	μs	21
Average periodic refresh interval	trefi		7.8		7.8		7.8	μs	21
Terminating voltage delay to VDD	tvтр	0		0		0		ns	
Exit SELF REFRESH to non-READ command	txsnr	75		75		75		ns	
Exit SELF REFRESH to READ command	txsrd	200		200		200		tск	



PRFI IMINARY

Notes

- All voltages referenced to Vss.
- Tests for AC timing, IDD, and electrical AC and DC characteristics may be conducted at nominal reference/supply voltage levels, but the related specifications and device operation are guaranteed for the full voltage range specified.
- Outputs measured with equivalent load:



- 4. AC timing and lob tests may use a VIL-to-VIH swing of up to 1.5V in the test environment, but input timing is still referenced to VREF (or to the crossing point for CK/CK#), and parameter specifications are guaranteed for the specified AC input levels under normal use conditions. The mini-mum slew rate for the input signals used to test the device is 1V/ns in the range between VIL(AC) and VIL(AC)
- The AC and DC input level specifications are as defined in the SSTL_2 Standard (i.e., the receiver will effectively switch as a result of the signal crossing the AC input level, and will remain in that state as long as the signal does not ring back above [below] the DC input LOW [HIGH] level).
- 6. VREF is expected to equal V_{CCQ/2} of the transmitting device and to track variations in the DC level of the same. Peak-to-peak noise (non-common mode) on V_{REF} may not exceed ±2 percent of the DC value. Thus, from V_{CCQ/2}, V_{REF} is allowed ±25mV for DC error and an additional ±25mV for AC noise. This measurement is to be taken at the nearest V_{REF} bypass capacitor.
- V_{TT} is not applied directly to the device. V_{TT} is a system supply for signal termination resistors, is expected to be set equal to V_{REF} and must track variations in the DC level of V_{REF}.
- I_{DD} is dependent on output loading and cycle rates. Specified values are obtained with mini-mum cycle time at CL = 2 for 262, 263, and 202, CL = 2.5 for 335 and 265 with the outputs open.
- 9. Enables on-chip refresh and address counters.
- I_{DD} specifications are tested after the device is properly initialized, and is averaged at the defined cycle rate.
- 11. This parameter is sampled. V_{CC} = +2.5V ±0.2V, V_{CCQ} = +2.5V ±0.2V, V_{REF} = V_{SS}, f = 100 MHz, = 25°C, V_{OUT}(DC) = V_{CCQ/2}, V_{OUT} (peak to peak) T_A = 0.2V. DM input is grouped with I/O pins, reflecting the fact that they are matched in loading.
- 12. For slew rates less than 1 V/ns and greater than or equal to 0.5 V/ns. If slew rate is less than 0.5 V/ns, timing must be derated: tis has an additional 50ps per each 100mV/ns reduction in slew rate from 500mV/ns, while tiH is unaffected. If slew rate exceeds 4.5 V/ns, functionality is uncertain. For 335, slew rates must be ≥ 0.5 V/ns.
- The CK/CK# input reference level (for timing referenced to CK/CK#) is the point at which CK and CK# cross; the input reference level for signals other than CK/CK# is VREF.
- Inputs are not recognized as valid until V_{REF} stabilizes. Exception: during the period before V_{REF} stabilizes, CKE < 0.3 x V_{CCQ} is recognized as LOW.
- 15. The output timing reference level, as measured at the timing reference point indicated in Note 3, is V_T.

- t_{HZ} and t_{LZ} transitions occur in the same access time windows as valid data transitions. These parameters are not referenced to a specific voltage level, but specify when the device output is no longer driving (HZ) or begins driving (LZ).
- 17. The intent of the Don't Care state after completion of the postamble is the DQS-driven signal should either be high, low, or high-Z and that any signal transition within the input switching region must follow valid input requirements. That is, if DQS transitions high (above V_{IH} DC (MIN) then it must not transition low (below V_{IH} DC) prior to toosh (MIN).
- This is not a device limit. The device will operate with a negative value, but system performance could be degraded due to bus turnaround.
- 19. It is recommended that DQS be valid (HIGH or LOW) on or before the WRITE command. The case shown (DQS going from High-Z to logic LOW) applies when no WRITEs were previously in progress on the bus. If a previous WRITE was in progress, DQS could be HIGH during this time, depending on tooss.
- MIN (t_{RC} or t_{RFC}) for I_{DD} measurements is the smallest multiple of t_{CK} that meets
 the minimum absolute Value for the respective parameter. t_{RAS} (MAX) for I_{DD}
 measurements is the largest multiple of t_{CK} that meets the maximum absolute
 value for t_{RAS}.
- The refresh period 64ms. This equates to an aver-age refresh rate of 7.8125µs.
 However, an AUTO REFRESH command must be asserted at least once every 70.3µs; burst refreshing or posting by the DRAM controller greater than eight refresh cycles is not allowed.
- 22. The valid data window is derived by achieving other specifications: the (tcx/2), tboso, and ton (ton = the tons). The data valid window derates directly porportional with the clock duty cycle and a practical data valid window can be derived. The clock is allowed a maximum duty cycle variation of 45/55, beyond which functionality is uncertain. Figure 8, Derating Data Valid Window, shows derating curves for duty cycles ranging between 50/50 and 45/55.
- 23. Each byte lane has a corresponding DQS.
- 24. This limit is actually a nominal value and does not result in a fail value. CKE is HIGH during REFRESH command period (trace [MIN]) else CKE is LOW (i.e., during standby).
- 25. To maintain a valid level, the transitioning edge of the input must:
 - a. Sustain a constant slew rate from the current AC level through to the target AC level, $V_{lL}(AC)$ or $V_{lH}(AC)$.
 - Reach at least the target AC level. After the AC target level is reached, continue to maintain at least the target DC level, VIL(DC) or VIH(DC).
- JEDEC specifies CK and CK# input slew rate must be ≥ 1V/ns (2V/ns differentially).
- 27. DQ and DM input slew rates must not deviate from DQS by more than 10 percent. If the DQ/ DM/DQS slew rate is less than 0.5V/ns, timing must be derated: 50ps must be added to tos and toн for each 100mv/ns reduction in slew rate. If slew rate exceeds 4V/ns, functionality is uncertain. For 335, slew rates must be ≥ 0.5 V/ns.
- Vcc must not vary more than 4 percent if CKE is not active while any bank is active.
- The clock is allowed up to ±150ps of jitter. Each timing parameter is allowed to vary by the same amount.
- thp min is the lesser of tcL minimum and tch minimum actually applied to the device CK and CK# inputs, collectively during bank active.
- 31. READs and WRITEs with auto precharge are not allowed to be issued until tras(MIN) can be satisfied prior to the internal precharge command being issued.
- 32. Any positive glitch must be less than 1/3 of the clock and not more than +400mV or 2.9V, whichever is less. Any negative glitch must be less than 1/3 of the clock cycle and not exceed either -300mV or 2.2V, whichever is more positive.

White Electronic Designs Corp. reserves the right to change products or specifications without notice

WHITE ELECTRONIC DESIGNS ____

W3EG6433S-AD4 -BD4

PRFI IMINARY

- 33. Normal Output Drive Curves:
 - The full variation in driver pull-down current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines of the V-I curve of Figure 9, Pull-Down Characteristics.
 - b. The variation in driver pull-down current within nominal limits of voltage and temperature is expected, but not guaranteed, to lie within the inner bounding lines of the V-I curve of Figure 9, Pull-Down Characteristics.
 - c. The full variation in driver pull-up current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines of the V-I curve of Figure 10, Pull-Up Characteristics.
 - d. The variation in driver pull-up current within nominal limits of voltage and temperature is expected, but not guaranteed, to lie within the inner bounding lines of the V-I curve of Figure 10, Pull-Up Characteristics.
 - e. The full variation in the ratio of the maximum to minimum pull-up and pull-down current should be between 0.71 and 1.4, for device drain-to-source voltages from 0.1V to 1.0V, and at the same voltage and temperature.
 - f. The full variation in the ratio of the nominal pull-up to pull-down current should be unity ±10 percent, for device drain-to-source volt-ages from 0.1V to 1.0V.
- 34. The voltage levels used are derived from a mini-mum V_{CC} level and the referenced test load. In practice, the voltage levels obtained from a properly terminated bus will provide significantly different voltage values.
- 35. V_{IH} overshoot: V_{IH} (MAX) = V_{CCQ} + 1.5V for a pulse width ≤ 3ns and the pulse width can not be greater than 1/3 of the cycle rate. V_{IL} undershoot: V_{IL} (MIN) = -1.5V for a pulse width ≤ 3ns and the pulse width can not be greater than 1/3 of the cycle rate.
- 36. Vcc and Vccq must track each other.
- 37. t_{HZ} (MAX) will prevail over t_{DQSCK} (MAX) + t_{RPST} (MAX) condition. t_{LZ} (MIN) will

- prevail over tDQSCK (MIN) + tRPRE (MAX) condition.
- trest end point and tree begin point are not referenced to a specific voltage level but specify when the device output is no longer driving (treet), or begins driving (treet).
- 39. During Initialization, V_{CCQ}, V_{TT}, and V_{REF} must be equal to or less than V_{CC} + 0.3V. Alternatively, V_{TT} may be 1.35V maximum during power up, even if V_{CC}/ V_{CCQ} are 0.0V, provided a minimum of 42 0 of series resistance is used between the V_{TT} supply and the input pin.
- The current part operates below the slowest JEDEC operating frequency of 83 MHz. As such, future die may not reflect this option.
- 41. Random addressing changing and 50 percent of data changing at every transfer.
- Random addressing changing and 100 percent of data changing at every transfer.
- 43. CKE must be active (high) during the entire time a refresh command is executed. That is, from the time the AUTO REFRESH command is registered, CKE must be active at each rising clock edge, until tREF later.
- 44. IDD2N specifies the DQ, DQS, and DM to be driven to a valid high or low logic level. IDD2Q is similar to IDD2F except IDD2Q specifies the address and control inputs to remain stable. Although IDD2F, IDD2N, and IDD2Q are similar, IDD2F is "worst case."
- Whenever the operating frequency is altered, not including jitter, the DLL is required to be reset. This is followed by 200 clock cycles.
- Leakage number reflects the worst case leakage possible through the module pin, not what each memory device contributes.
- When an input signal is HIGH or LOW, it is defined as a steady state logic HIGH or LOW.
- The 335 speed grade will operate with t_{RAS} (MIN) = 40ns and t_{RAS} (MAX) = 120,000ns at any slower frequency.




ORDERING INFORMATION FOR AD4

Part Number	Speed	CAS Latency	trcd	t _{RP}	Height*
W3EG6433S335AD4	166MHz/333Mb/s	2.5	3	3	35.05 (1.38")
W3EG6433S262AD4	133MHz/266Mb/s	2	2	2	35.05 (1.38")
W3EG6433S265AD4	133MHz/266Mb/s	2.5	3	3	35.05 (1.38")
W3EG6433S202AD4	100MHz/200Mb/s	2	2	2	35.05 (1.38")

NOTES:

- Consult Factory for availability of Lead-Free or RoHS products. (F = Lead-Free, G = RoHS Compliant)
- Vendor specific part numbers are used to provide memory components source control. The place holder for this is shown as lower case "x" in the part numbers above and is to be replaced with the respective vendors code. Consult factory for qualified sourcing options. (M = Micron, S = Samsung & consult factory for others)
- Consult factory for availability of industrial temperature (-40 $^{\circ}\text{C}$ to 85 $^{\circ}\text{C})$ option

PACKAGE DIMENSIONS FOR AD4



* ALL DIMENSIONS ARE IN MILLIMETERS AND (INCHES)

White Electronic Designs Corp. reserves the right to change products or specifications without notice




ORDERING INFORMATION FOR BD4

Part Number	Speed	CAS Latency	trcd	t _{RP}	Height*
W3EG6433S335BD4	166MHz/333Mb/s	2.5	3	3	31.75 (1.25")
W3EG6433S262BD4	133MHz/266Mb/s	2	2	2	31.75 (1.25")
W3EG6433S265BD4	133MHz/266Mb/s	2.5	3	3	31.75 (1.25")
W3EG6433S202BD4	100MHz/200Mb/s	2	2	2	31.75 (1.25")

NOTES:

- Consult Factory for availability of Lead-Free or RoHS products. (F = Lead-Free, G = RoHS Compliant)
- Vendor specific part numbers are used to provide memory components source control. The place holder for this is shown as lower case "x" in the part numbers above and is to be replaced with the respective vendors code. Consult factory for qualified sourcing options. (M = Micron, S = Samsung & consult factory for others)
- Consult factory for availability of industrial temperature (-40°C to 85°C) option

PACKAGE DIMENSIONS FOR BD4



* ALL DIMENSIONS ARE IN MILLIMETERS AND (INCHES)

White Electronic Designs Corp. reserves the right to change products or specifications without notice



PRFI IMINARY

Document Title

256MB - 32Mx64 DDR SDRAM UNBUFFERED, w/PLL

Revision History

Rev#	History	Release Date	Status
Rev A	Created	7-21-03	Advanced
Rev 0	0.1 Update to CAP, IDD and AC specs	12-04	Preliminary
	0.2 Added BD4 package option		
	0.3 Added lead-free and RoHS notes		
	0.4 Moved from Advanced to Preliminary		
	0.5 Removed "ED" from part number		
Rev 1	1.1 Added new lead-free, RoHS, source control and industrial notes	5-05	Preliminary
	1.2 Updated new CAP and IDD specs		