

# Quad Static Shift Right/Shift Left Shift Register Last In First Out Buffer LIFO


#### **FEATURES**

- ☐ COMPLAMOS® N-Channel Silicon Gate Technology.
- □ Quad 81 bit or Quad 133 bit
- ☐ Directly Compatible with T<sup>2</sup>L, MOS
- ☐ Operation Guaranteed from DC to 1.0MHz
- ☐ Recirculate logic on-chip
- ☐ Single +5.0V power supply
- ☐ Low clock input capacitance
- ☐ Single phase clock at T²L levels
- □ Clear function
- □ 16-pin Ceramic DIP Package

#### **APPLICATIONS**


- □ Bi-Directional Printer
- ☐ Computers—Push Down Stack—LIFO
- ☐ Buffer data storage—memory buffer
- ☐ Delay lines—delay line processing
- □ Digital filtering

### **PIN CONFIGURATION**



- ☐ Telemetry Systems
- □ Terminals
- ☐ Peripheral Equipment

## **BLOCK DIAGRAM**



## **General Description**

The SMC SR 5017 and SR 5018 are quad 133 (SR 5017) and quad 81 (SR 5018) bit static shift registers utilizing SMC's COPLAMOS® N channel silicon gate process. The COPLAMOS® process provides high speed operation, low power dissipation, low clock input capacitance, and requires only a single +5 volt power supply.

These shift registers can be driven by either T<sup>2</sup>L circuits or by MOS circuits and provide driving capability to MOS to T<sup>2</sup>L circuits.

This device consists of four separate static shift registers with independent input and output terminals and logic for loading, recirculating or shifting information right or left. This shift left/shift right (L/R Control) control input is common to all registers.

The recirculate control input is common for registers A, B, and C. Register D has an independent recirculate control input as well as a Recirculate Input.

A Clear input has been provided that will cause the shift register to be cleared when the input is at Vcc. A single T<sup>2</sup>L clock input is required for operation.

The transfer of data into the register is accomplished on the low-to-high transition of the clock with the recirculate control low. For long term data storage the clock may be stopped and held in either logic state. Recirculate occurs when the recirculate control is high. Output data appears on the low-to-high transition of the clock pulse.

Bits 81 or 133 are available for flag storage.

## **MAXIMUM GUARANTEED RATINGS\***


AAIMON GOARAN ELD HATINGO	0°C to ± 70°C
Operating Temperature Range	
Otania Tamporatura Panga	-33 6 10 + 130 6
1 1 T (and dering 10 coc)	020 0
Positive Voltage on any Pin, with respect to ground	+8.0V
Positive Voltage on any Pin, with respect to ground	-0.3V
Negative Voltage on any Pin, with respect to ground	0.01
	and formational

<sup>\*</sup>Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.

ELECTRICAL CHARACTERISTICS (T<sub>A</sub>=0°C to 70°C, Vcc=+5V±5%, unless otherwise noted)


Min.	Тур.	Max.	Unit	Comments
Vcc—1.5		Vcc	V	
				1. 1.6
		0.4		loL=1.6ma
Vcc—1.5	4.0		V	Іон= 100μа
			$\mu$ a	VIN=VCC
		10	pf	
		100	ma	
				$T_A \!= +25^{\circ}C$
300			ns	
600			ns	
	0.02		μS	
0		1.0	MHz	
500			ns	
150			ns	
150			ns	
300			ns	
	200	350	ns	
200			ns	
300			ns	
500			ns	
20			μS	
	600 0 500 150 150 300 200 300 500	300 600 0.02 0 500 150 150 300 200 200 300 500	Vcc—1.5 4.0  1.0 25 10 100  300 600 0.02 1.0 500  150 150 300 200 300 200 300 500	Vcc—1.5 Vcc V  Vcc—1.5 4.0 0.4 V  Vcc—1.5 4.0 1.0 μa  25 pf 10 pf 100 ma  300 ns 600 ns 600 ns 0 1.0 μs 0 1.0 MHz 500 ns 150 ns

## **Timing Diagram**




	Description of Pin Functions						
Symbol	Name	Pin	Function				
D	Input D	1	Input signal for D register.				
RID	Recirculate Input D	2	Input signal which is the input to the D register when recirculate control D is high: RECD = 1.				
OD	Output D	3	Output signal for D register.				
CLR	Clear	4	Input signal when high forces outputs to a low state immediately and clears all the registers.				
OA	Output A	5	Output signal for A register.				
L/R CON	Shift Left/Shift Right Control	6	Input signal which is low for loading data and for shifting right. When L/R CON is high, the register will shift left.				
Α	Input A	7	Input signal which is either high or low depending on what word is to be loaded into shift register.				
CLK	Clock Input	8	Input signal which is normally low and pulses high to shift data into the registers. The data is clocked in on low to high edge of clock.				
Vcc	5 Volt	9	5 volt power supply.				
RECABC	Recirculate ABC	10	Input signal when high disconnects inputs from registers and connects outputs to inputs, thus recirculating data. Recirculates only A, B, C outputs.				
Ов	Output B	11	Output signal for B register.				
В	Input B	12	Input signal for B register.				
С	Input C	13	Input signal for C register.				
Ос	Output C	14	Output signal for C register.				
GND	GND	15	Ground.				
RECD	Recirculate Control D	16	Input signal which is normally low and, when goes high, disconnects Input D to register and connects RECIRCULATE INPUT D to register.				

## **Logic Diagram**



### **APPLICATION**





Circuit diagrams utilizing SMC products are included as a means of illustrating typical semiconductor applications; consequently complete information sufficient for construction purposes is not necessarily given. The information has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described any license under the patient rights of SMC or others. SMC reserves the right to make changes at any time in order to improve design and supply the best product possible.