HV632

# 32-Channel, 256 Gray-Shade High Voltage Driver 

## Features

- HVCMOS ${ }^{\circledR}$ technology
- 5.0 V CMOS inputs
- Output voltage up to +80 V
- PWM gray shade conversion
- Capable of 256 levels of gray shading
- 10 MHz shift and count clock frequency
- 20MHz data throughput rate
- 8 bit data bus
- 32 outputs per device
- BLANK function
- Output polarity control


## Applications

- Field Emission Displays (FED)
- Polymer Liquid Crystal Displays (PLCD)
- Vacuum Fluorescent Displays (VFD)


## General Description

The HV632 is a 32-channel gray-shade column driver IC designed for driving electrofluorescent displays. Using Supertex's unique HVCMOS ${ }^{\circledR}$ technology, it is capable of 256 levels of gray shading by PWM conversion.

Input data, in groups of eight, is latched into a set of data latches on both edges of the shift clock. The data shifted in the first data latch corresponds to $\mathrm{HV}_{\text {out }} 1$, the second data latch corresponds to $\mathrm{HV}_{\text {out }}{ }^{2}$, and so on. These data are compared to the contents of the master binary counter which counts on both edges of the count clock. Each time the master counter begins to decrement from 1111 1111, the data in the data latches are compared with the contents of the counter; if they match, the corresponding outputs will go high. The master counter counts down to 00000001 and then starts to count up again. The outputs that are at high will stay at high until the contents of the counter match the data in the data latches again. Therefore, the higher the binary data in the data latches, the longer the outputs will stay at high. Thus, different high voltage pulse widths are produced. When the counter reaches its 11111111 count while counting up, the device is ready for the next operation cycle. A data value of 00000000 produces no pulse; the output stays low.

The BLANK input signal will reset the master counter to all ones (1111 1111) and set all high voltage outputs to low, or will set all high voltage outputs to high state, when the POL is low. The POL input signal, forced low, will invert the polarity of the output pulse. If left unconnected, POL input will be pulled high to $V_{D D}$ by an on-chip resistor.

## Typical Application Circuit



## Ordering Information

|  | 64-Lead PQFP |
| :---: | :---: |
| Device | 20.00x14.00mm body |
|  | 3.40 mm height (max) |
|  | 0.80mm pitch |
|  | 3.90mm footprint |
| HV632 | HV632PG-G |

-G indicates package is RoHS compliant ('Green')

## Absolute Maximum Ratings

| Parameter | Value |
| :--- | ---: |
| Supply voltage, $\mathrm{V}_{\mathrm{DD}}$ | -0.5 V to +7.5 V |
| Supply voltage, $\mathrm{V}_{\mathrm{PP}}$ | -0.5 V to +90 V |
| Logic input levels | -0.5 V to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$ |
| Continuous total power dissipation ${ }^{1}$ | 1200 mW |
| Operating temperature range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage temperature range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.
Note:

1. For operation above $25^{\circ} \mathrm{C}$ ambiant derate linearly to $85^{\circ} \mathrm{C}$ at $20 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$


## Pin Configuration



## Product Marking



L = Lot Number YY = Year Sealed WW = Week Sealed C = Country of Origin
A = Assembler ID
____ = "Green" Packaging
Package may or may not include the following marks: Si or 47
64-Lead PQFP (PG)

Recommended Operating Conditions

| Sym | Parameter | Min | Max | Units |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Logic supply voltage | 4.5 | 5.5 | V |
| $\mathrm{~V}_{\mathrm{PP}}$ | Positive high voltage supply | 12 | 80 | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Low-level input voltage | 0 | 1.0 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | High-level input voltage | $\mathrm{V}_{\mathrm{DD}}-1$ | $\mathrm{~V}_{\mathrm{DD}}$ | V |
| $\mathrm{T}_{\mathrm{A}}$ | Operating temperature | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |

Electrical Characteristics (over recommended operating conditions of $V_{D D}=5.0 \mathrm{~V}, V_{P P}=80 V_{\text {, and }} T_{A}=25^{\circ} \mathrm{C}$ unless noted) Low Voltage DC Characteristics (Digital)

| Sym | Parameter | Min | Max | Units | Conditions |
| :---: | :--- | :---: | :---: | :---: | :--- |
| $\mathrm{V}_{\mathrm{DD}}$ | Low voltage digital supply voltage | 4.5 | 5.5 | V | --- |
| $\mathrm{I}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{DD}}$ supply current | - | 25 | mA | $\mathrm{f}_{\mathrm{SC}}=10 \mathrm{MHz}, \mathrm{f}_{\mathrm{CC}}=10 \mathrm{MHz}$ |
| $\mathrm{I}_{\mathrm{DDQ}}$ | Quiescent $\mathrm{V}_{\mathrm{DD}}$ supply current | - | 150 | $\mu \mathrm{~A}$ | $\mathrm{All} \mathrm{V}_{\mathrm{IN}}=\mathrm{GND}$, Count Clock $=\mathrm{V}_{\mathrm{DD}}$ |
| $\mathrm{I}_{\mathrm{IH}}$ | High-level input current | - | 10 | $\mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}}$ |
| $\mathrm{I}_{\mathrm{IL}}$ | Low-level input current | - | -10 | $\mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{IL}}=\mathrm{GND}$ |

Electrical Characteristics (over recommended operating conditions of $V_{D 0}=5.0 \mathrm{~V}, V_{P P}=80 V$, and $T_{A}=25^{\circ} \mathrm{C}$ unless noted) Low Voltage DC Characteristics (Digital) (cont.)

| Sym | Parameter | $\operatorname{Min}$ | Max | Units | Conditions |
| :---: | :--- | :---: | :---: | :---: | :--- |
| $\mathrm{I}_{\mathrm{OH}}$ | High level output current | -1.0 | - | mA | $\mathrm{V}_{\mathrm{OUT}}=0.9 \mathrm{~V}_{\mathrm{DD}}$ |
| $\mathrm{I}_{\mathrm{OL}}$ | Low level output current | 1.0 | - | mA | $\mathrm{V}_{\mathrm{OUT}}=0.1 \mathrm{~V}_{\mathrm{DD}}$ |

High Voltage DC Characteristics

| $\mathrm{I}_{\text {PPQ }}$ | Quiescent $\mathrm{V}_{\text {PP }}$ supply current | - | 100 | $\mu \mathrm{~A}$ | $\mathrm{All} \mathrm{HV}_{\text {OUT }}$ low or high |
| :---: | :--- | :---: | :---: | :---: | :--- |
| $\mathrm{I}_{\text {OUT }(\mathrm{p})}$ | P-channel output current | -4.0 | - | mA | $\mathrm{HV}_{\text {OUT }}=75 \mathrm{~V}$ |
| $\mathrm{I}_{\text {OUT (n) }}$ | N-channel output current | 4.0 | - | mA | $\mathrm{HV}_{\text {OUT }}=5.0 \mathrm{~V}$ |
| $\mathrm{I}_{\text {PP }}$ | $\mathrm{V}_{\text {PP }}$ supply current | - | 1.1 | mA | $\mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}, \mathrm{F}_{\mathrm{CC}}=10 \mathrm{MHz}$ |

## AC Characteristics

| $\mathrm{f}_{\mathrm{sc}}$ | Shift clock frequency | - | 10 | MHz | --- |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\mathrm{cc}}$ | Count clock frequency | - | 10 | MHz | --- |
| $\mathrm{f}_{\text {DIN }}$ | Data In frequency | - | 20 | MHz | --- |
| $\mathrm{t}_{\mathrm{cw}}$ | Chip select pulse width | 80 | - | ns | --- |
| $\mathrm{t}_{\text {css }}$ | Chip select to shift clock set-up time | 5.0 | - | ns | --- |
| $\mathrm{t}_{\text {cSH }}$ | Chip select to shift clock hold time | 15 | - | ns | --- |
| $\mathrm{t}_{\text {scc }}$ | Shift clock cycle time | 100 | - | ns | --- |
| $\mathrm{t}_{\text {DSs }}$ | Data to shift clock set-up time | 10 | - | ns | --- |
| $\mathrm{t}_{\text {DSH }}$ | Data to shift clock hold time | 40 | - | ns | --- |
| $\mathrm{t}_{\mathrm{bw}}$ | Data In pulse width | 50 | - | ns | --- |
| $\mathrm{t}_{\text {LCW }}$ | Load count pulse width | 75 | - | ns | --- |
| $\mathrm{t}_{\mathrm{ccw}}$ | Count clock pulse width | 50 | - | ns | --- |
| $\mathrm{t}_{\mathrm{ccc}}$ | Count clock cycle time | 100 | - | ns | --- |
| $\mathrm{t}_{\text {LCD }}$ | Load count to count clock delay | 100 | - | ns | --- |
| $\mathrm{t}_{\mathrm{cCD}}$ | Count clock to $\mathrm{HV}_{\text {out }}$ turn-on/turn-off | - | 300 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |
| $\mathrm{t}_{\text {bLw }}$ | BLANK pulse width | 700 | - | ns | -- |
| $\mathrm{t}_{\text {BLD }}$ | BLANK to $\mathrm{HV}_{\text {out }}$ delay | - | 500 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |
| $\mathrm{t}_{\text {cDD }}$ | Count clock delay between count down and count up cycles | 150 | - | ns | --- |
| $\mathrm{t}_{\mathrm{CSOH}}$ | CSO delay output for High | - | 40 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |
| $\mathrm{t}_{\text {csol }}$ | CSO delay output for Low | - | 40 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |

Functional Block Diagram


## Input and Output Equivalent Circuits





## Timing Diagrams



Function Table

| Sequence | Function | Data In <br> (D1-D8) | CSI | CSO | Shift Clock | Load Count | Count Clock | HV ${ }_{\text {out }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Shift data from$\mathrm{HV}_{\text {OUT }} 1 \text { to } \mathrm{HV}_{\text {out }} 32$ | H | - | Output | - | L | L | L |
|  |  | L |  |  |  |  |  | H |
| 2 | Load shift register | X | Pre-define by 1 or 2 |  | - | L | L | - |
| 3 | Load counter | X |  |  | L | - | L | - |
| 4 | Counting/voltage conversion | X |  |  | L | L | - | - |

Blank Polarity Table

| Blank | Polarity | HV $_{\text {out }}$ |
| :---: | :---: | :--- |
| 0 | 0 | Current output state. |
| 0 | 1 | Inverts current output state. |
| 1 | 0 | Sets all outputs high. |
| 1 | 1 | Sets all outputs low. |

## Gray Shade Decoding Scheme

| Shade <br> Number | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 256 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 255 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |
| 254 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 |
| 253 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 |
| 252 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 |
| 251 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 |
| 250 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 |
| 249 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 |
| - |  | - | - | - | - | - | - | - |
| . |  | . | . | . | . | . | . | . |
| 7 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 |
| 6 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 |
| 5 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 4 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| 3 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Gray Scale Voltage


Pin Descriptions

| Pin \# | Function | Description |
| :---: | :---: | :---: |
| 1 | NC |  |
| 2 | NC | No connect |
| 3 | NC |  |
| 4 | $\mathrm{HV}_{\text {Out }} 17$ | High-voltage outputs |
| 5 | $\mathrm{HV}_{\text {OUT }} 18$ |  |
| 6 | $\mathrm{HV}_{\text {OUT }} 19$ |  |
| 7 | $\mathrm{HV}_{\text {OUT }} 20$ |  |
| 8 | $\mathrm{HV}_{\text {Out }} 21$ |  |
| 9 | $\mathrm{HV}_{\text {Out }} 22$ |  |
| 10 | $\mathrm{HV}_{\text {OUT }} 23$ |  |
| 11 | $\mathrm{HV}_{\text {Out }} 24$ |  |
| 12 | $\mathrm{HV}_{\text {OUT }} 25$ |  |
| 13 | $\mathrm{HV}_{\text {OUT }}{ }^{26}$ |  |
| 14 | HV ${ }_{\text {Out }} 27$ |  |
| 15 | $\mathrm{HV}_{\text {Out }}{ }^{28}$ |  |
| 16 | $\mathrm{HV}_{\text {OUT }} 29$ |  |
| 17 | $\mathrm{HV}_{\text {OUT }} 30$ |  |
| 18 | $\mathrm{HV}_{\text {OUT }} 31$ |  |
| 19 | $\mathrm{HV}_{\text {OUT }} 32$ |  |
| 20 | GND | Digital ground |
| 21 | GND |  |
| 22 | HVGND | High voltage ground |
| 23 | VPP | Positive high-voltage supply |
| 24 | CSI | Chip select input to enable the device to accept data |
| 25 | CSO | Chip select output to enable the next device |
| 26 | BLANK | Input to reset the counter and HVOUT |
| 27 | D1 | Inputs for binary-format parallel data (D8 is the most significant bit) |
| 28 | D2 |  |
| 29 | D3 |  |
| 30 | D4 |  |
| 31 | Count clock | Input to the counter |
| 32 | $\overline{\mathrm{POL}}$ | Output polarity control |
| 33 | Load count | Input to initiate the counting |

Pin Descriptions

| Pin \# | Function | Description |
| :---: | :---: | :---: |
| 34 | Shift clock | Triggers data on both edges |
| 35 | NC | No connect |
| 36 | D5 | Inputs for binary-format parallel data (D8 is the most significant bit) |
| 37 | D6 |  |
| 38 | D7 |  |
| 39 | D8 |  |
| 40 | VDD | Low-voltage digital supply voltage |
| 41 | NC | No connect |
| 42 | NC |  |
| 43 | VPP | Positive high-voltage supply |
| 44 | HVGND | High voltage ground |
| 45 | NC | No connect |
| 46 | $\mathrm{HV}_{\text {out }} 1$ | High-voltage outputs |
| 47 | $\mathrm{HV}_{\text {out }}{ }^{2}$ |  |
| 48 | $\mathrm{HV}_{\text {OUT }} 3$ |  |
| 49 | $\mathrm{HV}_{\text {out }} 4$ |  |
| 50 | $\mathrm{HV}_{\text {OUT }}{ }^{5}$ |  |
| 51 | $\mathrm{HV}_{\text {OUT }} 6$ |  |
| 52 | HV ${ }_{\text {OUT }} 7$ |  |
| 53 | $\mathrm{HV}_{\text {OUT }} 8$ |  |
| 54 | $\mathrm{HV}_{\text {OUT }} 9$ |  |
| 55 | HV ${ }_{\text {OUT }} 10$ |  |
| 56 | HV Out 11 |  |
| 57 | HV ${ }_{\text {out }} 12$ |  |
| 58 | HV ${ }_{\text {OUT }} 13$ |  |
| 59 | HV ${ }_{\text {out }} 14$ |  |
| 60 | $\mathrm{HV}_{\text {OUT }} 15$ |  |
| 61 | HV ${ }_{\text {out }} 16$ |  |
| 62 | NC | No connect |
| 63 | NC |  |
| 64 | NC |  |

## 64-Lead PQFP (3-Sided) Package Outline (PG)

## $20.00 \times 14.00 \mathrm{~mm}$ body, 3.40 mm height (max), 0.80 mm pitch, 3.90 mm footprint



## Note:

1. A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.
2. The leads on this side are trimmed.

| Symbol |  | A | A1 | A2 | b | D | D1 | E | E1 | e | L | L1 | L2 | L3 | $\theta$ | 01 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Dimen- <br> sion <br> (mm) | MIN | 2.80 | 0.25 | 2.55 | 0.30 | 22.25 | 19.80 | 17.65 | 13.80 | $\begin{aligned} & 0.80 \\ & \text { BSC } \end{aligned}$ | 0.73 | $\begin{aligned} & 1.95 \\ & \text { REF } \end{aligned}$ | $\begin{aligned} & 0.25 \\ & \text { BSC } \end{aligned}$ | $\begin{aligned} & 0.55 \\ & \text { REF } \end{aligned}$ | $0^{\circ}$ | $5^{\circ}$ |
|  | NOM | - | - | 2.80 | - | 22.50 | 20.00 | 17.90 | 14.00 |  | 0.88 |  |  |  | $3.5{ }^{\circ}$ | - |
|  | MAX | 3.40 | 0.50 | 3.05 | 0.45 | 22.75 | 20.20 | 18.15 | 14.20 |  | 1.03 |  |  |  | $7^{\circ}$ | $16^{\circ}$ |

## Drawings not to scale.

Supertex Doc. \#: DSPD-64PQFPPG, Version NR090608.
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to http://www.supertex.com/packaging.html.)

[^0]
[^0]:    Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." Supertex inc. does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the Supertex inc. website: http//www.supertex.com.

