


FEATURES

- Advanced low-power, space saving programmable PLL design
- Very low Jitter and Phase Noise (30-70ps Pk-Pk typical)
- Up to 2 programmable clock outputs
- CMOS output frequency up to 35MHz.
- · Accepts Crystal or Ref Clock input
 - Fundamental Crystal: 10MHz to 30MHz
 - o Reference Input: 1MHz to 100MHz
- Accepts >0.1V reference signal input voltage
- Single 1.8V, 2.5V, or 3.3V ± 10% power supply
- Operating temperature range from -40°C to 85°C
- Available in 6-pin DFN, SC70, and SOT23, GREEN /RoHS compliant packages


DESCRIPTION

The PL611s-06 is a low-power general purpose frequency synthesizer and a member of PhaseLink's Programmable 'Quick Turn Clock (QTC)' family. PhaseLink's PL611s-06 can generate two system clock frequencies of up to 35MHz from a 10MHz to 30MHz fundamental crystal or a 1MHz to 100MHz Reference clock source. The PL611s-06 offers the best phase noise and jitter performance, and power consumption of its rivals. Cascading of the ICs to produce additional clock frequencies is also supported.

PACKAGE PIN CONFIGURATION



BLOCK DIAGRAM





KEY PROGRAMMING PARAMETERS

| CLK Output Frequency | Output Drive Strength | Programmable Input/Output |
|---------------------------------------------------------------------------------------|--------------------------------------------------------------------------|--------------------------------------|
| FOUT = FREF * M / (R * P) Where M = 11 bit R = 8 bit | Three optional drive strengths to choose from: | One output pin can be configured as: |
| P = 5 bit CLK0 = Fout, Fref or Fref / (2*P) CLK1 = Fref, Fref/2, CLK0 or CLK0/2 | Low: 4mAStd: 8mA (default)High: 16mA | OE - input CLK1 – output |

PACKAGE PIN ASSIGNMENT

| | Pin | Assignmer | nt | | |
|----------|----------------|--------------|-------------|------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Name | SOT23 Pin # | SC70 Pin# | DFN Pin# | Type | Description |
| OE, CLK1 | 1 | 2 | 2 | В | This programmable I/O pin can be configured as an Output Enable (OE) input, or CLK1 output. This pin has an internal $60K\Omega$ pull up resistor (OE Function Only). |
| GND | 2 | 1 | 3 | Р | GND connection |
| XIN, FIN | 3 | 3 | 1 | I | Crystal or Reference input pin |
| XOUT | 4 | 4 | 6 | 0 | Crystal Output pin |
| X001 | | 4 | 0 | | Do Not Connect (DNC) when FIN is present |
| VDD | 5 | 5 | 5 | Р | VDD connection |
| CLK0 | 6 | 6 | 4 | 0 | Programmable Clock Output |



Low-Power Programmable Quick Turn Clock™

FUNCTIONAL DESCRIPTION

PL611s-06 is a highly featured, very flexible, advanced programmable PLL design for high performance, low-power, small form-factor applications. The PL611s-06 accepts a fundamental crystal input of 10MHz to 30MHz or reference clock input of 1MHz to 100MHz and is capable of producing two outputs up to 35MHz. This flexible design allows the PL611s-06 to deliver any PLL generated frequency, FREF (Crystal or Ref Clk) frequency or FREF/2 to CLK0 and/or CLK1. Some of the design features of the PL611s-06 are mentioned below:

PLL Programming

The PLL in the PL611s-06 is fully programmable. The PLL is equipped with an 8-bit input frequency divider (R-Counter), and an 11-bit VCO frequency feedback loop divider (M-Counter). The output of the PLL is transferred to a 5-bit post VCO divider (P-Counter). The output frequency is determined by the following formula [FOUT = FREF * M / (R * P)].

Clock Output (CLK0)

CLK0 is the main clock output. The output of CLK0 can be configured as the PLL output (Fvco/(2*P)), FREF (Crystal or Ref Clk Frequency) output, or FREF/2 output. The output drive level can be programmed to Low Drive (4mA), Standard Drive (8mA) or High Drive (16mA). The maximum output frequency is 35MHz.

Clock Output (CLK1)

The CLK1 feature allows the PL611s-06 to have an additional clock output. This output can be programmed to one of the following:

FREF - Reference (Crystal or Ref Clk) Frequency FREF / 2 CLK0 CLK0 / 2

Output Enable (OE)

The Output Enable feature allows the user to enable and disable the clock output(s) by toggling the OE pin. The OE pin incorporates a $60k\Omega$ pull up resistor giving a default condition of logic "1".



ELECTRICAL SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS

| PARAMETERS | SYMBOL | MIN. | MAX. | UNITS |
|---------------------------------------|----------|------|----------------------|-------|
| Supply Voltage Range | V_{DD} | -0.5 | 7 | V |
| Input Voltage Range | Vı | -0.5 | V _{DD} +0.5 | V |
| Output Voltage Range | Vo | -0.5 | V _{DD} +0.5 | V |
| Soldering Temperature (Green package) | | | 260 | °C |
| Data Retention @ 85°C | | 10 | | Year |
| Storage Temperature | Ts | -65 | 150 | °C |
| Ambient Operating Temperature* | | -40 | 85 | °C |

Exposure of the device under conditions beyond the limits specified by Maximum Ratings for extended periods may cause permanent damage to the device and affect product reliability. These conditions represent a stress rating only, and functional operations of the device at these or any other conditions above the operational limits noted in this specification is not implied. *Operating temperature is guaranteed by design. Parts are tested to commercial grade only.

AC SPECIFICATIONS

| PARAMETERS | CONDITIONS | | TYP. | MAX. | UNITS |
|-----------------------------------------------------------|-----------------------------------------------------------------------------|-----|------|----------|-------|
| Crystal Input Frequency (XIN) | Fundamental Crystal | 10 | | 30 | MHz |
| | @ V _{DD} =3.3V | | | | |
| Input (FIN) Frequency | @ V _{DD} =2.5V | 1 | | 100 | MHz |
| | @ V _{DD} =1.8V | | | | |
| Input (FIN) Signal Amplitude | Internally AC coupled (High Frequency) | 0.9 | | V_{DD} | Vpp |
| Input (FIN) Signal Amplitude | Internally AC coupled (Low Frequency) 3.3V <50MHz, 2.5V <40MHz, 1.8V <15MHz | 0.1 | | V_{DD} | Vpp |
| | @ V _{DD} =3.3V | | | | MHz |
| Output Frequency | @ V _{DD} =2.5V | | | 35 | MHz |
| | @ V _{DD} =1.8V | | | | MHz |
| Settling Time | At power-up (after V _{DD} increases over 1.62V) | | | 2 | ms |
| Output Enghla Time | OE Function; Ta=25° C, 15pF Load | | | 10 | ns |
| Output Enable Time | PDB Function; Ta=25° C, 15pF Load | | | 2 | ms |
| VDD Sensitivity | Frequency vs. V _{DD} +/-10% | -2 | | 2 | ppm |
| Output Rise Time | 15pF Load, 10/90% VDD, High Drive, 3.3V | | 1.2 | 1.7 | ns |
| Output Fall Time | 15pF Load, 90/10% VDD, High Drive, 3.3V | | 1.2 | 1.7 | ns |
| Duty Cycle | PLL Enabled, @ V _{DD} /2 | 45 | 50 | 55 | % |
| Period Jitter,Pk-to-Pk* (measured from 10,000 samples) | With capacitive decoupling between V_{DD} and GND. | | 70 | | ps |

^{*} Note: Jitter performance depends on the programming parameters.



DC SPECIFICATIONS

| PARAMETERS | SYMBOL | CONDITIONS | MIN. | TYP. | MAX. | UNITS |
|---------------------------------------------------|-----------------|------------------------------------------------|-----------------------|------|------|-------|
| Supply Current, Dynamic, with Loaded CMOS Outputs | I _{DD} | @ V _{DD} =3.3V, 27MHz, load=15pF | | 5.5 | | mA |
| Supply Current, Dynamic, with Loaded CMOS Outputs | I _{DD} | @ V _{DD} =2.5V, 27MHz, load=15pF | | 3.5 | | mA |
| Supply Current, Dynamic with Loaded CMOS Outputs | I _{DD} | @Vdd=1.8V,27MHz, load=5pF | | 1.8 | | mA |
| Supply Current, Dynamic, with Loaded CMOS Outputs | I _{DD} | When PDB=0 | | | <10 | μΑ |
| Operating Voltage | V_{DD} | | 1.62 | | 3.63 | V |
| Output Low Voltage | Vol | I _{OL} = +4mA Standard Drive | | | 0.4 | V |
| Output High Voltage | Vон | I _{OH} = -4mA Standard Drive | V _{DD} - 0.4 | | | V |
| Output Current, Low Drive | losp | V _{OL} = 0.4V, V _{OH} = 2.4V | 4 | | | mA |
| Output Current, Standard Drive | losp | V _{OL} = 0.4V, V _{OH} = 2.4V | 8 | | | mA |
| Output Current, High Drive | Гонд | V _{OL} = 0.4V, V _{OH} = 2.4V | 16 | | | mA |

^{*} Note: Please contact PhaseLink, if super low-power is required.

CRYSTAL SPECIFICATIONS


| PARAMETERS | | SYMBOL | MIN. | TYP. | MAX. | UNITS |
|--------------------------------------------------------------------------------|-------------------|-----------------------|------|------|------|-------|
| Fundamental Crystal Re | sonator Frequency | F _{XIN} | 10 | | 30 | MHz |
| Crystal Loading Rating (The IC can be programmed for any value in this range.) | | C _L (xtal) | 8 | | 12 | pF |
| Maximum Sustainable Drive Level | | | | | 100 | μW |
| Operating Drive Level | | | | 30 | | μW |
| Motal Can Crystal | Shunt Capacitance | C0 | | | 5.5 | pF |
| Metal Can Crystal | ESR Max | ESR | | | 50 | Ω |
| Small SMD Crystal | Shunt Capacitance | C0 | | | 2.5 | pF |
| Siliali Sivid Crystal | ESR Max | ESR | | | 80 | Ω |



LAYOUT RECOMMENDATIONS

The following guidelines are to assist you with a performance optimized PCB design:

- Keep all the PCB traces to the PL611s-06 as short as possible, as well as keeping all other traces as far away from it as possible.
- Place a 0.01µF~0.1µF decoupling capacitor between VDD and GND, on the component side of the PCB, close to the VDD pin. It is not recommended to place this component on the backside of the PCB. Going through vias will reduce the signal integrity, causing additional jitter and phase noise.
- It is highly recommended to keep the VDD and GND traces as short as possible.
- When connecting long traces (> 1 inch) to a CMOS output, it is important to design the traces as a transmission line or 'stripline', to avoid reflections or ringing. In this case, the CMOS output needs to be matched to the trace impedance. Usually 'striplines' are designed for 50Ω impedance and CMOS outputs usually have lower than $50~\Omega$ impedance so matching can be achieved by adding a resistor in series with the CMOS output pin to the 'stripline' trace
- Please contact PhaseLink for additional information on how to design outputs driving long traces or for the Gerber files for the PL611s-06 eval board shown.




DFN-6L Evaluation Board




PACKAGE DRAWINGS (GREEN PACKAGE COMPLIANT)

SOT23-6L


| Cumbal | Dimension in MM | | | |
|--------|-----------------|------|--|--|
| Symbol | Min. | Max. | | |
| Α | 1.05 | 1.35 | | |
| A1 | 0.05 | 0.15 | | |
| A2 | 1.00 | 1.20 | | |
| b | 0.30 | 0.50 | | |
| С | 0.08 | 0.20 | | |
| D | 2.80 | 3.00 | | |
| Е | 1.50 | 1.70 | | |
| Н | 2.60 | 3.0 | | |
| Ĺ | 0.35 | 0.55 | | |
| е | 0.95 BSC | | | |






SC70-6L


| - | Dimension in MM | | |
|--------|-----------------|--------|--|
| Symbol | Min. Max. | | |
| | IVIII I. | iviax. | |
| Α | 0.80 | 1.00 | |
| A1 | 0.00 | 0.09 | |
| A2 | 0.80 | 0.91 | |
| b | 0.15 | 0.30 | |
| С | 0.08 | 0.25 | |
| D | 1.85 | 2.25 | |
| Е | 1.15 | 1.35 | |
| Н | 2.00 | 2.30 | |
| L | 0.21 | 0.41 | |
| е | 0.65BSC | | |






DFN-6L

| Symbol | Dimension in MM | | | |
|----------|-----------------|-------|--|--|
| Syllibol | Min. | Max. | | |
| Α | 0.50 | 0.60 | | |
| A1 | 0.00 | 0.05 | | |
| A3 | 0.152 | 0.152 | | |
| b | 0.15 | 0.25 | | |
| е | 0.40BSC | | | |
| D | 1.25 | 1.35 | | |
| E | 1.95 | 2.05 | | |
| D1 | 0.75 | 0.85 | | |
| E1 | 0.95 | 1.05 | | |
| Ĺ | 0.20 | 0.30 | | |





ORDERING INFORMATION (GREEN PACKAGE COMPLIANT)



PhaseLink Corporation, reserves the right to make changes in its products or specifications, or both at any time without notice. The information furnished by Phaselink is believed to be accurate and reliable. However, PhaseLink makes no guarantee or warranty concerning the accuracy of said information and shall not be responsible for any loss or damage of whatever nature resulting from the use of, or reliance upon this product.

LIFE SUPPORT POLICY: PhaseLink's products are not authorized for use as critical components in life support devices or systems without the express written approval of the President of PhaseLink Corporation.

Solder reflow profile available at www.phaselink.com/QA/solderingGreen.pdf