

1 M-BIT CMOS FAST STATIC RAM
128 K-WORD BY 8-BIT
Description

The μ PD431008L is a high speed, low power, 1, 048, 576 bits (131, 072 words by 8 bits) CMOS static RAM.

Operating supply voltage is 3.3 V \pm 0.3 V.

The μ PD431008L are packed in 32-pin plastic SOJ.

Features


- 131, 072 words by 8 bits organization
- Fast access time 17, 20 ns (MAX.)
- Output Enable input for easy application
- Single +3.3 V power supply

Ordering Information

Part number	Package	Access time ns (MAX.)	Operating supply voltage	Supply current mA (MAX.)	
				At operating	At standby
μ PD431008LLE-A17	32-pin plastic SOJ (400 mil)	17	3.3 V \pm 0.3 V	120	5
μ PD431008LLE-A20		20		100	


Pin Configuration (Marking Side)

32-pin plastic SOJ (400 mil)



A0 – A16 : Address Inputs
I/O1 – I/O8 : Data Inputs/Outputs
CS : Chip Select
WE : Write Enable
OE : Output Enable
Vcc : Power Supply
GND : Ground

Block Diagram



Truth Table

\overline{CS}	\overline{OE}	\overline{WE}	Mode	I/O	Supply current
H	x	x	Not selected	High impedance	I_{SB}
L	L	H	Read	D _{OUT}	
L	x	L	Write	D _{IN}	
L	H	H	Output disable	High impedance	I_{CC}

Remark x : Don't care

Electrical Characteristics

Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Supply voltage	V _{CC}	-0.5 Note to +5.0	V
Input/Output voltage	V _T	-0.5 Note to V _{CC} +0.5	V
Operating ambient temperature	T _A	0 to +70	°C
Storage temperature	T _{STG}	-55 to +125	°C

Note -3.0 V (MIN.) (Pulse width: 10 ns)

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Parameter	Symbol	MIN.	TYP.	MAX.	Unit
Supply voltage	V _{CC}	3.0	3.3	3.6	V
High level input voltage	V _{IH}	2.0		V _{CC} +0.5	V
Low level input voltage	V _{IL}	-0.5 Note		+0.8	V
Operating ambient temperature	T _A	0		+70	°C

Note -3.0 V (MIN.) (Pulse width: 10 ns)

DC Characteristics (Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Test conditions		MIN.	TYP.	MAX.	Unit
Input leakage current	I _{LI}	V _{IN} = 0 V to V _{CC}		-2		+2	μ A
I/O leakage current	I _{LO}	V _{I/O} = 0 V to V _{CC} , $\overline{CS} = V_{IH}$ or $\overline{OE} = V_{IH}$ or $WE = V_{IL}$		-2		+2	μ A
Operating supply current	I _{CC}	$\overline{CS} = V_{IL}$, I _{I/O} = 0 mA	Cycle time: 17 ns			120	mA
			Cycle time: 20 ns			100	
Standby supply current	I _{SB}	$\overline{CS} = V_{IH}$, V _{IN} = V _{IH} or V _{IL}				20	mA
	I _{SB1}	$\overline{CS} \geq V_{CC} - 0.2$ V, V _{IN} ≤ 0.2 V or V _{IN} ≥ V _{CC} - 0.2 V				5	
High level output voltage	V _{OH}	I _{OH} = -2 mA		2.4			V
Low level output voltage	V _{OL}	I _{OL} = 4 mA				0.4	V

Remark V_{IN}: Input voltage

Capacitance (T_A = +25 °C, f = 1 MHz)

Parameter	Symbol	Test conditions		MIN.	TYP.	MAX.	Unit
Input capacitance	C _{IN}	V _{IN} = 0 V				6	pF
Input/Output capacitance	C _{I/O}	V _{I/O} = 0 V				8	pF


Remarks 1. V_{IN}: Input voltage

2. These parameters are periodically sampled and not 100 % tested.


AC Characteristics (Recommended operating conditions unless otherwise noted)

AC Test Conditions

Input waveform (Rise/fall time ≤ 3 ns)



Output waveform



Output load

AC Characteristics directed with the note should be measured with the output load shown in **Figure 1** or **Figure 2**.

Figure 1
(For t_{AA}, t_{ACs}, t_{OE}, t_{OH})





Figure 2
(For t_{OLZ}, t_{OLZ}, t_{CHZ}, t_{OHZ}, t_{WHZ}, t_{OW})




Remark C_L includes capacitances of the probe and jig, and stray capacitances.

Read Cycle

Parameter	Symbol	μ PD431008LLE-A17		μ PD431008LLE-A20		Unit	Condition
		MIN.	MAX.	MIN.	MAX.		
Read cycle time	t_{RC}	17		20		ns	
Address access time	t_{AA}		17		20	ns	Note 1.
\overline{CS} access time	t_{ACS}		17		20	ns	
\overline{OE} access time	t_{OE}		9		10	ns	
Output hold from address change	t_{OH}	4		4		ns	
\overline{CS} to output in low impedance	t_{CLZ}	4		4		ns	Note 2.
\overline{OE} to output in low impedance	t_{OLZ}	1		1		ns	
\overline{CS} to output in high impedance	t_{CHZ}		8		9	ns	
\overline{OE} to output in high impedance	t_{OHZ}		8		9	ns	


Notes 1. See the output load shown in **Figure 1**.

2. See the output load shown in **Figure 2**.

Read Cycle Timing Chart 1 (Address Access)

Remarks 1. In read cycle, \overline{WE} should be fixed to high level.

2. $\overline{CS} = \overline{OE} = V_{IL}$

Read Cycle Timing Chart 2 ($\overline{\text{CS}}$ Access)

Caution Address valid prior to or coincident with $\overline{\text{CS}}$ low level input.


Remark In read cycle, $\overline{\text{WE}}$ should be fixed to high level.

Write Cycle

Parameter	Symbol	μ PD431008LLE-A17		μ PD431008LLE-A20		Unit	Condition
		MIN.	MAX.	MIN.	MAX.		
Write cycle time	t _{WC}	17		20		ns	
CS to end of write	t _{CW}	11		12		ns	
Address valid to end of write	t _{AW}	11		12		ns	
Write pulse width	t _{WP}	10		10		ns	
Data valid to end of write	t _{DW}	9		10		ns	
Data hold time	t _{DH}	0		0		ns	
Address setup time	t _{AS}	0		0		ns	
Write recovery time	t _{WR}	0		0		ns	
WE to output in high impedance	t _{WHZ}		8		9	ns	Note
Output active from end of write	t _{OZ}	3		3		ns	


Note See the output load shown in **Figure 2**.

Write Cycle Timing Chart 1 (WE Controlled)



Caution CS or WE should be fixed to high level during address transition.

- Remarks**
1. Write operation is done during the overlap time of a low level CS and a low level WE.
 2. During t_{WHZ} , I/O pins are in the output state, therefore the input signals of opposite phase to the output must not be applied.
 3. When WE is at low level, the I/O pins are always high impedance. When WE is at high level, read operation is executed. Therefore OE should be at high level to make the I/O pins high impedance.


Write Cycle Timing Chart 2 (\overline{CS} Controlled)

Caution \overline{CS} or \overline{WE} should be fixed to high level during address transition.

Remark Write operation is done during the overlap time of a low level \overline{CS} and a low level \overline{WE} .

Package Drawing

32 PIN PLASTIC SOJ (400 mil)



NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

P32LE-400A

ITEM	MILLIMETERS	INCHES
B	21.06 ± 0.2	0.829 ± 0.008
C	10.16	0.400
D	11.18 ± 0.2	0.440 ± 0.008
E	1.005 ± 0.1	$0.040^{+0.004}_{-0.005}$
F	0.74	0.029
G	3.5 ± 0.2	0.138 ± 0.008
H	2.545 ± 0.2	0.100 ± 0.008
I	0.8 MIN.	0.031 MIN.
J	2.6	0.102
K	1.27 (T.P.)	0.050 (T.P.)
M	0.40 ± 0.10	$0.016^{+0.004}_{-0.005}$
N	0.12	0.005
P	9.4 ± 0.20	0.370 ± 0.008
Q	0.1	0.004
T	R 0.85	R 0.033
U	$0.20^{+0.10}_{-0.05}$	$0.008^{+0.004}_{-0.002}$

Recommended Soldering Conditions

Please consult with our sales offices for soldering conditions of the μ PD431008L.

Type of Surface Mount Device

μ PD431008LLE: 32-pin plastic SOJ (400 mil)