




32K x 8 Bit High-Speed CMOS Static RAM (3.3V Operating)
FEATURES

- Fast Access Time 15, 17ns(Max.)
- Low Power Dissipation
 - Standby (TTL) : 30mA(Max.)
 - (CMOS) : 0.1mA(Max.)
- Operating KM68V257C - 15 : 90mA(Max.)
- KM68V257C - 17 : 80mA(Max.)
- Single 3.3±0.3V Power Supply
- TTL Compatible Inputs and Outputs
- Fully Static Operation
 - No Clock or Refresh required
- Three State Outputs
- Low Data Retention Voltage : 2V (Min)
- Standard Pin Configuration
 - KM68V257CJ : 28-SOJ-300
 - KM68V257CTG : 28-TSOP1-0813, 4F

GENERAL DESCRIPTION

The KM68V257C is a 262,144-bit high-speed Static Random Access Memory organized as 32,768 words by 8 bits. The KM68V257C uses 8 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. The device is fabricated using SAMSUNG's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The KM68V257C is packaged in a 300mil 28-pin plastic SOJ or TSOP1 forward.

PIN CONFIGURATION (Top View)

FUNCTIONAL BLOCK DIAGRAM

PIN FUNCTION

Pin Name	Pin Function
A0 - A14	Address Inputs
WE	Write Enable
CS	Chip Select
OE	Output Enable
I/O1 ~ I/O8	Data Inputs/Outputs
Vcc	Power(+3.3V)
Vss	Ground

ABSOLUTE MAXIMUM RATINGS*

Parameter	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	V _{IN} , V _{OUT}	-0.5 to 4.6	V
Voltage on Vcc Supply Relative to Vss	Vcc	-0.5 to 4.6	V
Power Dissipation	P _d	1.0	W
Storage Temperature	T _{STG}	-65 to 150	°C
Operating Temperature	T _A	0 to 70	°C

* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS(T_A=0 to 70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	Vcc	3.0	3.3	3.6	V
Ground	Vss	0	0	0	V
Input High Voltage	V _{IH}	2.2	-	Vcc+0.3**	V
Input Low Voltage	V _{IL}	-0.3*	-	0.8	V

* V_{IL}(Min) = -2.0(Pulse Width≤12ns) for I_S≤20mA

** V_{IH}(Max) = Vcc+2.0V(Pulse Width≤12ns) for I_S≤20mA

DC AND OPERATING CHARACTERISTICS(T_A=0 to 70°C, Vcc= 3.3±0.3V, unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Max	Unit	
Input Leakage Current	I _{LI}	V _{IN} = V _{SS} to V _{CC}	-2	2	μA	
Output Leakage Current	I _{LO}	\overline{CS} =V _{IH} or \overline{OE} =V _{IH} or \overline{WE} =V _{IL} V _{OUT} = V _{SS} to V _{CC}	-2	2	μA	
Operating Current	I _{CC}	Min. Cycle, 100% Duty \overline{CS} =V _{IL} , V _{IN} = V _{IH} or V _{IL} , I _{OUT} =0mA	15ns	-	90	mA
			17ns	-	80	
Standby Current	I _{SB}	Min. Cycle, \overline{CS} =V _{IH}	-	30	mA	
	I _{SB1}	f=0MHz, \overline{CS} ≥V _{CC} -0.2V, V _{IN} ≥V _{CC} -0.2V or V _{IN} ≤0.2V	-	0.1	mA	
Output Low Voltage Level	V _{OL}	I _{OL} =8mA	-	0.4	V	
Output High Voltage Level	V _{OH}	I _{OH} =-4mA	2.4	-	V	

CAPACITANCE*(T_A=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	MIN	Max	Unit
Input/Output Capacitance	C _{IO}	V _{IO} =0V	-	8	pF
Input Capacitance	C _{IN}	V _{IN} =0V	-	7	pF


* NOTE : Capacitance is sampled and not 100% tested.

AC CHARACTERISTICS ($T_A=0$ to 70°C , $V_{CC}=3.3\pm0.3\text{V}$, unless otherwise noted.)

TEST CONDITIONS


Parameter	Value
Input Pulse Levels	0V to 3V
Input Rise and Fall Times	3ns
Input and Output timing Reference Levels	1.5V
Output Loads	See below

Output Loads(A)



Output Loads(B)

for tHZ, tLZ, tWZ, tOW, tOLZ & tOHZ



* Capacitive Load consists of all components of the test environment.

* Including Scope and Jig Capacitance


READ CYCLE


Parameter	Symbol	KM68V257C-15		KM68V257C-17		Unit
		Min	Max	Min	Max	
Read Cycle Time	t _{RC}	15	-	17	-	ns
Address Access Time	t _{AA}	-	15	-	17	ns
Chip Select to Output	t _{CO}	-	15	-	17	ns
Output Enable to Valid Output	t _{OE}	-	7	-	8	ns
Chip Enable to Low-Z Output	t _{LZ}	3	-	3	-	ns
Output Enable to Low-Z Output	t _{OLZ}	0	-	0	-	ns
Chip Disable to High-Z Output	t _{HZ}	0	7	0	8	ns
Output Disable to High-Z Output	t _{OHZ}	0	7	0	8	ns
Output Hold from Address Change	t _{OH}	3	-	3	-	ns
Chip Selection to Power Up Time	t _{PU}	0	-	0	-	ns
Chip Selection to Power Down Time	t _{PD}	-	15	-	17	ns

WRITE CYCLE

Parameter	Symbol	KM68V257C-15		KM68V257C-17		Unit
		Min	Max	Min	Max	
Write Cycle Time	t _{WC}	15	-	17	-	ns
Chip Select to End of Write	t _{CW}	11	-	12	-	ns
Address Setup Time	t _{AS}	0	-	0	-	ns
Address Valid to End of Write	t _{AW}	11	-	12	-	ns
Write Pulse Width(\overline{OE} High)	t _{WP}	11	-	12	-	ns
Write Pulse Width(\overline{OE} Low)	t _{WP1}	15	-	17	-	ns
Write Recovery Time	t _{WR}	0	-	0	-	ns
Write to Output High-Z	t _{WHZ}	0	6	0	6	ns
Data to Write Time Overlap	t _{DW}	8	-	8	-	ns
Data Hold from Write Time	t _{DH}	0	-	0	-	ns
End Write to Output Low-Z	t _{OW}	0	-	0	-	ns


TIMMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, $\overline{CS}=\overline{OE}=V_{IL}$, $\overline{WE}=V_{IH}$)


TIMING WAVEFORM OF READ CYCLE(2) ($\overline{WE}=V_{IH}$)

NOTES(READ CYCLE)


1. \overline{WE} is high for read cycle.
2. All read cycle timing is referenced from the last valid address to the first transition address.
3. t_{LZ} and t_{OH} are defined as the time at which the outputs achieve the open circuit condition and are not referenced to V_{OH} or V_{OL} levels.
4. At any given temperature and voltage condition, $t_{LZ}(\text{Max.})$ is less than $t_{LZ}(\text{Min.})$ both for a given device and from device to device.
5. Transition is measured $\pm 200\text{mV}$ from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
6. Device is continuously selected with $\overline{CS}=V_{IL}$.
7. Address valid prior to coincident with \overline{CS} transition low.
8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

TIMING WAVEFORM OF WRITE CYCLE(1) ($\overline{OE}=\text{Clock}$)

TIMING WAVEFORM OF WRITE CYCLE(2) (\overline{OE} =Low Fixed)



TIMING WAVEFORM OF WRITE CYCLE(3) (CS = Controlled)



NOTES (WRITE CYCLE)

1. All write cycle timing is referenced from the last valid address to the first transition address.
2. A write occurs during the overlap of a low \overline{CS} and \overline{WE} . A write begins at the latest transition \overline{CS} going low and \overline{WE} going low ; A write ends at the earliest transition \overline{CS} going high or \overline{WE} going high. t_{wr} is measured from the beginning of write to the end of write.
3. t_{wz} is measured from the later of \overline{CS} going low to end of write.
4. t_{as} is measured from the address valid to the beginning of write.
5. t_{wr} is measured from the end of write to the address change. t_{wr} applied in case a write ends as \overline{CS} or \overline{WE} going high.
6. If \overline{OE} , \overline{CS} and \overline{WE} are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
8. If \overline{CS} goes low simultaneously with \overline{WE} going or after \overline{WE} going low, the outputs remain high impedance state.
9. Dout is the read data of the new address.
10. When \overline{CS} is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

FUNCTIONAL DESCRIPTION

CS	WE	OE	Mode	I/O Pin	Supply Current
H	X	X*	Not Select	High-Z	I _{SB} , I _{SB1}
L	H	H	Output Disable	High-Z	I _{CC}
L	H	L	Read	DOUT	I _{CC}
L	L	X	Write	DIN	I _{CC}

* NOTE : X means Don't Care.

DATA RETENTION CHARACTERISTICS*(TA=0 to 70°C)

Parameter	Symbol	Test Condition	Min.	Typ.	Max.	Unit
V _{CC} for Data Retention	V _{DR}	$\overline{CS} \geq V_{CC} - 0.2V$	2.0	-	3.6	V
Data Retention Current	I _{DR}	V _{CC} = 3.0V, $\overline{CS} \geq V_{CC} - 0.2V$	-	-	0.07	mA
Data Retention Set-Up Time	t _{SDR}	See Data Retention Wave form(below)	0	-	-	ns
Recovery Time	t _{RDR}	Wave form(below)	5	-	-	ms

2

DATA RETENTION WAVE FORM

CS controlled

