

DESCRIPTION:

The DPS256S8EJ4/EL4/RJ4/RL4 surface mount SRAM modules are a revolutionary memory subsystems using Dense-Pac Microsystems' new 2nd Generation Stacking Technology. The module combines two Stackable Chip Carriers (SCC), each containing a 128Kx8 SRAM die, integrated into an encapsulated leaded substrate with decoder logic. The complete module assembly is fully compatible with the JEDEC Standard fast SRAM monolithics in 32 pin or 36 pin, 400-mil wide surface mount packages.

By using SCCs, the 2nd Generation Stack family of modules offers a higher board density of memory than available with conventional through-hole, surface mount, module, or hybrid techniques.


APPLICATION NOTE:

This device has internal solder connections that will reflow at temperatures above 231°C. This temperature should not be exceeded during initial soldering to the PCB, or during any removal process from the PCB.

FEATURES:

- Organization: 262,144 by 8 bit configuration
- Fast Access Times: 20*, 25, 30, 35, 45ns (max.)
- TTL Compatible Inputs and Outputs
- Common I/O with Three State Outputs
- Fully Static Operation - No Clock or Refresh
- 400 mil Surface Mount Packages
- Available Packages:
 - Evolutionary 32-Pin:
 - 'J' Leaded Stack
 - 'L' Leaded Stack
 - Revolutionary 36-Pin:
 - 'J' Leaded Stack
 - 'L' Leaded Stack

* Available in Commercial Temperature only.




PIN-OUT DIAGRAM
(32-Pin Evolutionary)

N.C.	1	32	VDD
A16	2	31	A15
A14	3	30	A17
A12	4	29	WE
A7	5	28	A13
A6	6	27	A8
A5	7	26	A9
A4	8	25	A11
A3	9	24	OE
A2	10	23	A10
A1	11	22	CE
A0	12	21	I/O7
I/O0	13	20	I/O6
I/O1	14	19	I/O5
I/O2	15	18	I/O4
VSS	16	17	I/O3

PIN-OUT DIAGRAM
(36-Pin Revolutionary)

A0	1	36	N.C.
A1	2	35	N.C.
A2	3	34	A17
A3	4	33	A16
A4	5	32	A15
CE	6	31	OE
I/O0	7	30	I/O7
I/O1	8	29	I/O6
VDD	9	28	VSS
VSS	10	27	VDD
I/O2	11	26	I/O5
I/O3	12	25	I/O4
WE	13	24	A14
A5	14	23	A13
A6	15	22	A12
A7	16	21	A11
A8	17	20	A10
A9	18	19	N.C.

FUNCTIONAL BLOCK DIAGRAM



PIN NAMES

A0 - A18	Address Inputs
I/O0 - I/O7	Data Input/Output
$\overline{CE}$	Chip Enable
$\overline{WE}$	Write Enable
$\overline{OE}$	Output Enable
V _{DD}	Power (+5.0V)
V _{SS}	Ground
N.C.	No Connect

RECOMMENDED OPERATING RANGE¹

Symbol	Characteristic	Min.	Typ.	Max.	Unit
V _{DD}	Supply Voltage	4.5	5.0	5.5	V
V _{IH}	Input HIGH Voltage	2.2		V _{DD} +0.3	V
V _{IL}	Input LOW Voltage	-0.5 ²		0.8	V
T _A	Operating Temperature	C	0	+25	°C
		CI	-40	+25	

TRUTH TABLE

Mode	CE	WE	OE	I/O Pin	Supply Current
Not Selected	H	X	X	HIGH-Z	Standby
Dout Disable	L	H	H	HIGH-Z	Active
Read	L	H	L	DOUT	Active
Write	L	L	X	DIN	Active

H = HIGH

L = LOW

X = Don't Care

DC OUTPUT CHARACTERISTICS

Symbol	Parameter	Conditions	Min.	Max.	Unit
V _{IH}	HIGH Voltage	I _{OH} = -4.0mA	2.4	-	V
V _{IL}	LOW Voltage	I _{OL} = 8.0mA		0.4	V

ABSOLUTE MAXIMUM RATINGS³

Symbol	Parameter	Max.	Unit
T _{STC}	Storage Temperature	-65 to +150	°C
T _{BIAS}	Temperature Under Bias	-40 to +85	°C
V _{DD}	Supply Voltage ¹	-0.5 to +7.0	V
V _{ID}	Input/Output Voltage ¹	-0.5 to V _{DD} + 0.5	V

CAPACITANCE⁴: T_A = 25°C, F = 1.0MHz

Symbol	Parameter	Max.	Unit	Condition
C _{ADR}	Address Input	20	pF	V _{IN} = 0V
C _{CE}	Chip Enable	15		
C _{WE}	Write Enable	20		
C _{OE}	Output Enable	20		
C _{I/O}	Data Input/Output	20		

DC OPERATING CHARACTERISTICS: Over operating ranges

Symbol	Characteristics	Test Conditions	TYP.	COMMERCIAL		INDUSTRIAL †		Unit
				Min.	Max.	Min.	Max.	
I _{IN}	Input Leakage Current	V _{IN} = 0V to V _{DD}		-10	+10	-10	+10	μA
I _{OUT}	Output Leakage Current	V _{I/O} = 0V to V _{DD} , CE or OE = V _{IH} or WE = V _{IL}		-20	+20	-20	+20	μA
I _{CC}	Operating Supply Current	Cycle = min., Duty = 100%, I _{OUT} = 0mA	115		160		165	mA
I _{SB1}	Full Standby Supply Current	V _{IN} ≥ V _{DD} - 0.2V or V _{IN} ≤ V _{SS} + 0.2V, CE ≥ V _{DD} - 0.2, f = 0Hz	0.8		10		10	mA
I _{SB2}	Standby Current	CE = V _{IH} , V _{IN} = V _{IH} or V _{IN}	30		40		50	mA
V _{OL}	Output Low Voltage	I _{OUT} = 8.0mA			0.4		0.4	V
V _{OH}	Output High Voltage	I _{OUT} = -4.0mA		2.4		2.4		V

† Not available in 20ns.


AC TEST CONDITIONS	
Input Pulse Levels	0V to 3.0V
Input Pulse Rise and Fall Times	5ns *
Input and Output Timing Reference Levels	1.5V

* Transition measured between 0.8V and 2.2V.

Output Load		
Load	C _L	Parameters Measured
1	100pF	except t _{LZ} , t _{OLZ} , t _{HZ} , t _{OHZ} , t _{WHZ} , and t _{WLZ}
2	5pF	t _{LZ} , t _{OLZ} , t _{HZ} , t _{OHZ} , t _{WHZ} , and t _{WLZ}

Figure 1. Output Load

** Including Probe and Jig Capacitance.



AC OPERATING CONDITIONS AND CHARACTERISTICS - READ CYCLE: Over operating ranges													
No.	Symbol	Parameter	20ns †		25ns		30ns		35ns		45ns		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
1	t _{RC}	Read Cycle Time	20		25		30		35		45		ns
2	t _{AA}	Address Access Time		20		25		30		35		45	ns
3	t _{CO}	Chip Enable to Output Valid		20		25		30		35		45	ns
4	t _{OE}	Output Enable to Output Valid		5		6		8		10		12	ns
5	t _{LZ}	Chip Enable to Output in LOW-Z 4, 5	5		5		5		5		5		ns
6	t _{OLZ}	Output Enable to Output in LOW-Z 4, 5	0		0		0		0		0		ns
7	t _{HZ}	Chip Enable to Output in HIGH-Z 4, 5		12		13		15		20		25	ns
8	t _{OHZ}	Output Enable to Output in HIGH-Z 4, 5		5		6		10		12		12	ns
9	t _{OH}	Output Hold from Address Change	5		5		5		5		5		ns



AC OPERATING CONDITIONS AND CHARACTERISTICS - WRITE CYCLE: Over operating ranges ^{6, 7}													
No.	Symbol	Parameter	20ns †		25ns		30ns		35ns		45ns		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
10	t _{WC}	Write Cycle Time	20		25		30		35		45		ns
11	t _{AW}	Address Valid to End of Write	17		20		20		25		30		ns
12	t _{CW}	Chip Enable to End of Write	17		20		20		25		30		ns
13	t _{AS}	Address Set-up Time ***	0		0		0		0		0		ns
14	t _{WP}	Write Pulse Width	15		15		20		20		25		ns
15	t _{WR}	Write Recovery Time	5		5		5		5		5		ns
16	t _{WHZ}	Write Enable to Output in HIGH-Z ^{4, 5}		7		8		10		12		15	ns
17	t _{DW}	Data to Write Time Overlap	7		8		10		12		15		ns
18	t _{DH}	Data Hold Time from Write Time	5		5		5		5		5		ns
19	t _{OW}	Output Active from End of Write	5		5		5		5		5		ns



† Available in commercial only.


*** Valid for both Read and Write Cycles.

DATA RETENTION CHARACTERISTICS								
Symbol	Parameter	Test Condition	Typ.	Commercial		Industrial †		Unit
				Min.	Max.	Min.	Max.	
V_{DR}	Data Retention Voltage	$\overline{CE} \geq V_{DR} - 0.2V$, $V_{IN} \geq V_{DD} - 0.2V$ or $V_{IN} \leq +0.2V$		2.0	5.5	2.0	5.5	V
I_{CCDR2}	Data Retention Supply Current	$V_{DR} = 2.0V$	0.07		0.5		0.8	mA
I_{CCDR3}	Data Retention Supply Current	$V_{DR} = 3.0V$	0.14		0.8		1.2	mA
t_{CDR}	Chip Disable to Data Retention Time			0		0		ns
t_R	Recovery Time	$t_{RC} = \text{Read Cycle Timing}$		5		5		ms

† Not available in 20ns.



WRITE CYCLE 1: $\overline{CE}$ Controlled.WRITE CYCLE 2: $\overline{WE}$ Controlled. $\overline{OE}$ is HIGH.⁸



**NOTES:**

1. All voltages are with respect to V_{SS} .
2. -2.0V min. for pulse width less than 20ns (V_{IL} min. = -0.5V at DC level).
3. Stresses greater than those under **ABSOLUTE MAXIMUM RATINGS** may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
4. This parameter is guaranteed and not 100% tested.
5. Transition is measured at the point of $\pm 500\text{mV}$ from steady state voltage.
6. When $\overline{OE}$ and $\overline{CE}$ are LOW and $\overline{WE}$ is HIGH, I/O pins are in the output state, and input signals of opposite phase to the outputs must not be applied.
7. The outputs are in a high impedance state when $\overline{WE}$ is LOW.
8. Chip Enable and Write Enable can initiate and terminate WRITE Cycle.

ORDERING INFORMATION

PREFIX	TYPE	MEMORY DEPTH	DESIG	MEMORY WIDTH	DESIG	PACKAGE	SPEED	GRADE	
DP	S	256	S	8	X	X4	XX	XX	
									CI COMMERCIAL PROCESSED -40°C to +85°C at INDUSTRIAL TEMP.
									C COMMERCIAL 0°C to +70°C
									20 20ns (COMMERCIAL ONLY)
									25 25ns
									30 30ns
									35 35ns
									45 45ns
									J4 'J' LEADED/2nd GENERATION STACK
									L4 'L' LEADED/2nd GENERATION STACK
									E 32-PIN EVOLUTIONARY PIN-OUT
									R 36-PIN REVOLUTIONARY PIN-OUT
									S MODULE WITH SUPPORT LOGIC
									CMOS SRAM

MECHANICAL DRAWING

**Dense-Pac Microsystems, Inc.**

7321 Lincoln Way ♦ Garden Grove, California 92641-1428
 (714) 898-0007 ♦ (800) 642-4477 (Outside CA) ♦ FAX: (714) 897-1772