5 VOLT SRAM

SRAM

128K x 8 SRAM

WITH OUTPUT ENABLE

FEATURES

- High speed: 12*, 15*, 17, 20, 25, 35 and 45ns
- High-performance, low-power, CMOS double-metal process
- Single +5V ±10% power supply
- Easy memory expansion with CE1, CE2 and OE
- All inputs and outputs are TTL compatible
- Fast OE access time: 8ns

OPTIONS	MARKING
Timing	
12ns access	-12*
15ns access	-15*
17ns access	-17
20ns access	-20
25ns access	-25
35ns access	-35
45ns access	-45
 Packages 	
Plastic DIP (400 mil)	None
Plastic SOJ (400 mil)	DJ

NOTE: Available in ceramic packages tested to meet military specifications. Please refer to Micron's Military Data Book.

•	2V data retention	L
•	2V data retention, low power	LP

 Temperature Industrial (-40°C to +85°C) Automotive (-40°C to +125°C)

(-55°C to +125°C) Part Number Example: MT5C1008DJ-25 LP IT

Extended

GENERAL DESCRIPTION

The Micron SRAM family employs high-speed, lowpower CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.

IT

AT

XT

For flexibility in high-speed memory applications, Micron offers dual chip enables (CE1, CE2) and an output enable (OE). This enhancement can place the outputs in High-Z for additional flexibility in system design.

Writing to these devices is accomplished when write enable (WE) and CE1 inputs are both LOW and CE2 is

PIN ASSIGNMENT (Top	View)
---------------------	-------

32-Pi i (SA-7,			n SOJ D-5)
NC	32] Voc 33] A15 30] CE2 29] WE 28] A13 27] A8 26] A9 25] A11 24] OE 23] A10 22] CE1 21] DOB 20] DOG 19] DOG 18] DOG	NC	32 Voc 31 A15 30 CE2 29 WE 28 A13 27 A8 26 A9 25 A11 24 OE 23 A10 22 CE1 21 DO8 20 DO7 19 DO6 18 DO5 17 DO4


HIGH. Reading is accomplished when WE and CE2 remain HIGH and CEI and OE go LOW. The device offers reduced power standby modes when disabled. This allows system designers to meet low standby power requirements.

The "L" and "LP" versions each provide a 70% reduction in CMOS standby current (ISB2) over the standard version. The "LP" version also provides a 90% reduction in TTL standby current (ISB1). This is achieved by including gated inputs on the \overline{WE} , \overline{OE} and address lines. The gated inputs also facilitate the design of battery backed systems where the designer needs to protect against inadvertent battery current drain during power-down, when inputs may be at undefined levels.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

^{*}Preliminary

FUNCTIONAL BLOCK DIAGRAM



NOTE: The two least significant row address bits (A8 and A6) are encoded using a gray code.

TRUTH TABLE

MODE	OE	CE1	CE2	WE	DQ	POWER
STANDBY	Х	н	Х	Х	HIGH-Z	STANDBY
STANDBY	Х	X	L	Х	HIGH-Z	STANDBY
READ	L	L	Н	Н	Q	ACTIVE
READ	Н	L	Н	Н	HIGH-Z	ACTIVE
WRITE	Х	Ĺ	Н	L	D	ACTIVE

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Supply Relative to	Vss1V to +7V
Storage Temperature (Plastic)	55°C to +150°C
Power Dissipation	1W
Short Circuit Output Current	50mA
Voltage on any pin relative to Vss.	1V to Vcc +1V

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indidevice at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

| MENDED DC OPERATING CONDITIONS | SYMBOL | MIN | MAX | UNITS | NOTES | VIH | 2.2 | VCC +1 | V | 1 | VIH | 2.2 | VCC +1 | V | 1 | VIH | 2.2 | VCC +1 | V | 1 | VIH | VIH

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

 $(0^{\circ}C \le T_{\Delta} \le 70^{\circ}C; Vcc = 5V \pm 10\%)$

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		Vін	2.2	Vcc +1	٧	1
Input Low (Logic 0) Voltage		ViL	-0.5	0.8	٧	1, 2
Input Leakage Current	0V ≤ Vin ≤ Vcc	ILı	-5	5	μА	
Output Leakage Current	Output(s) Disabled 0V ≤ Voυτ ≤ Vcc	ILo	-5	5	μА	
Output High Voltage	Iон = -4.0mA	Voн	2.4		٧	1
Output Low Voltage	loL = 8.0mA	Vol		0.4	V	1
Supply Voltage		Vcc	4.5	5.5	٧	1

							MAX					
DESCRIPTION	CONDITIONS	SYMBOL	TYP	-12+	-15÷	-17	-20	-25	-35	-45	UNITS	NOTES
Power Supply Current: Operating	CE2 ≥ V _{IH} ; CE1 ≤ V _{IL} ; Vcc = MAX f = MAX = 1/ ^t RC Outputs Open	lcc	95	190	165	155	140	125	115	110	mA	3, 15
Power Supply Current: Standby	CE2 ≤ ViH or CE1 ≥ ViH; Vcc = MAX f = MAX = 1/ ^t RC Outputs Open	ISB1	17	45	40	40	35	30	25	25	mA	15
	"LP" Version Only	Is _B 1	1.3	3	3	3	3	3	3	3	mA	15
	CE2 ≤ Vss +0.2V; CE1 ≥ Vcc -0.2V; Vcc = MAX Vin ≤ Vss +0.2V or Vin ≥ Vcc -0.2V; f = 0	ISB2	0.4	5	5	5	5	5	5	5	mA	15
	"L" and "LP" Versions Only	Isa2	0.3	1.5	1.5	1.5	1.5	1.5	1.5	1.5	mA	15

^{*}Preliminary

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	$T_A = 25$ °C; $f = 1$ MHz	Cı	8	pF	4
Output Capacitance	Vcc = 5V	Co	8	pF	4

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Note 5, 14) $(0^{\circ}C \le T_A \le 70^{\circ}C; Vcc = 5V \pm 10\%)$

		-12	2*	-1	5*	-1	17	-20		-25		-35		-45			
DESCRIPTION	SYM	MIN	MAX	UNITS	NOTES												
READ Cycle																	
READ cycle time	†RC	12		15		17		20		25		35		45		ns	
Address access time	^t AA		12		15		17		20		25		35		45	ns	
Chip Enable access time	†ACE		12		15		17		20		25		35		45	ns	
Output hold from address change	tOH	3		3		3		3_		5_		5		5		ns	
Chip Enable to output in Low-Z	†LZCE	3		5		5		5		5		5		5		ns	7
Chip disable to output in High-Z	tHZCE		5		6		7		8		10		15		18	ns	6, 7
Chip Enable to power-up time	^t PU	0		0		0		0		0	_	0		0		ns	
Chip disable to power-down time	^t PD		12		15		17		20		25		35		45	ns	
Output Enable access time	†AOE		4		5		5		6		8_		12		15	ns	
Output Enable to output in Low-Z	^t LZOE	0		0		0		0		0		0		0		ns	
Output disable to output in High-Z	¹HZOE		4		5		5		6		10		12		15	ns	6
WRITE Cycle																_	
WRITE cycle time	tWC	12		15		17		20		25		35		45		ns	
Chip Enable to end of write	tCW	8		10		12		12		15		20		25	ļ	ns	
Address valid to end of write	¹AW	8		10		12		12		15		20		25		ns	
Address setup time	†AS	0		0		0		0		0		0		0	<u> </u>	ns	
Address hold from end of write	t _{AH}	0		0		0		0		0		0		0		ns	
WRITE pulse width	tWP1	8		9		12		12		15		20		25		ns	
WRITE pulse width	¹WP2	10		12		13		15		15		20		25		ns	
Data setup time	^t DS	6		7		8		8		10		15		20		ns	
Data hold time	†DH	0		0		0		0		0		0		0		ns	
Write disable to output in Low-Z	^t LZWE	3		3		3		3		3		3		3		ns	7
Write Enable to output in High-Z	†HZWE		5		6		7		8		10		15		18	ns	6, 7

^{*}Preliminary

AC TEST CONDITIONS

Input pulse levels	Vss to 3.0V
Input rise and fall times	5ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2

480 255 30 pF



Fig. 1 OUTPUT LOAD EQUIVALENT

Fig. 2 OUTPUT LOAD EQUIVALENT

NOTES

- 1. All voltages referenced to Vss (GND).
- 2. -3V for pulse width < tRC/2.
- 3. Icc is dependent on output loading and cycle rates.
- 4. This parameter is sampled.
- 5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- tHZCE, tHZOE and tHZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
- At any given temperature and voltage condition, [†]HZCE is less than [†]LZCE and [†]HZWE is less than [†]LZWE.
- 8. $\overline{\text{WE}}$ is HIGH for READ cycle.


- Device is continuously selected. All chip enables and output enables are held in their active state.
- 10. Address valid prior to, or coincident with, latest occurring chip enable.
- 11. ^tRC = Read Cycle Time.
- 12. CE2 timing is the same as $\overline{\text{CE}}1$ timing. The wave form is inverted.
- 13. Chip enable and write enable can initiate and terminate a WRITE cycle.
- 14. Refer to the IT/XT/AT section of Micron's *SRAM*Data Book for applicable non-commercial temperature range specifications.
- 15. Typical values are measured at 5V, 25°C and 25ns cycle time.

DATA RETENTION ELECTRICAL CHARACTERISTICS (L and LP Versions Only)


DESCRIPTION	CONDITIONS		SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Vcc for Retention Data			VDR	2			V	
Data Retention Current	CE1 ≥ (Vcc -0.2V) or CE2 ≤ (Vss +0.2V)		ICCDR		35	150	μΑ	
Data Retention Current	$Vin \ge (Vcc - 0.2V)$	Vcc = 3V			60	250	μА	
	or ≤ 0.2V	Vcc = 3V*			30	100	μΑ	
Chip Deselect to Data Retention Time			^t CDR	0			ns	4
Operation Recovery Time	•		^t R	^t RC			ns	4, 11

^{*}Preliminary


LOW Vcc DATA RETENTION WAVEFORM




READ CYCLE NO. 18,9




READ CYCLE NO. 2 7, 8, 10, 12



WRITE CYCLE NO. 1 12 (Chip Enable Controlled)



WRITE CYCLE NO. 2 12, 13 (Write Enable Controlled)




DON'T CARE

W UNDEFINED

NOTE: Output enable (\overline{OE}) is inactive (HIGH).

WRITE CYCLE NO. 3 7, 12, 13 (Write Enable Controlled)



NOTE: Output enable (\overline{OE}) is active (LOW).