# SYNCHRONOUS SRAM

# 128K x 36 SRAM

+3.3V SUPPLY, PIPELINED, SINGLE CYCLE DESELECT AND SELECTABLE BURST MODE

### **FEATURES**

- Fast access times: 4.5, 5, 6, 7 and 8ns
- Fast OE access times: 5 and 6ns
- Single +3.3V +10%/-5% power supply
- SNOOZE MODE for reduced power standby
- Single cycle disable (Pentium<sup>™</sup> BSRAM compatible)
- · Common data inputs and data outputs
- Individual BYTE WRITE control and GLOBAL WRITE
- Three chip enables for simple depth expansion and address pipelining
- Clock controlled, registered, address, data I/O and control for fully pipelined applications
- Internally self-timed WRITE cycle
- WRITE pass-through capability
- · Burst control pin (interleaved or linear burst)
- Automatic power-down for portable applications
- 100-lead TQFP package for high density, high speed
- Low capacitive bus loading
- High 30pF output drive capability at rated access time
- DIMMs also available


OPTIONS	MARKING
Timing	
4.5ns access/8ns cycle	-4.5
5ns access/10ns cycle	-5
6ns access/12ns cycle	-6
7ns access/15ns cycle	-7
8ns access/20ns cycle	-8
Packages	
100-pin TQFP	LG
Low power	P
• 2V data retention, low power	L

### GENERAL DESCRIPTION

The Micron SyncBurst™ SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using an advanced CMOS process.

Part Number Example: MT58LC128K36D7LG-7 P

The MT58LC128K36D7 SRAM integrates a 128K x 36 SRAM core with advanced synchronous peripheral circuitry and a 2-bit burst counter. All synchronous inputs pass through registers controlled by a positive-edge-triggered single clock input (CLK). The synchronous inputs include all addresses, all data inputs, active LOW chip enable  $\overline{\text{(CE)}}$  two additional chip enables for easy depth expansion (CE2)



 $\overline{\text{CE2}}$ ), burst control inputs  $\overline{\text{ADSC}}$ ,  $\overline{\text{ADSP}}$ ,  $\overline{\text{ADV}}$ ), byte write enables  $\overline{\text{(BW1, BW2, BW3, BW4, BWE)}}$  and global write  $\overline{\text{(GW)}}$ .

Asynchronous inputs include the output enable  $(\overline{OE})$ , clock (CLK), snooze enable (ZZ) and burst mode (MODE). The data-out (Q), enabled by  $\overline{OE}$ , is also asynchronous. WRITE cycles can be from 1 to 4 bytes wide as controlled by the write control inputs.

Burst operation can be initiated with either address status processor  $(\overline{ADSP})$  or address status controller  $(\overline{ADSC})$  input pins. Subsequent burst addresses can be internally generated as controlled by the burst advance pin  $(\overline{ADV})$ .


### **GENERAL DESCRIPTION (continued)**

Address and write control are registered on-chip to simplify WRITE cycles. This allows self-timed WRITE cycles. Individual byte enables allow individual bytes to be written. BWT controls DQ1-DQ8 and DQP1, BW2 controls DQ9-DQ16 and DQP2, BW3 controls DQ17-DQ24 and LQP3, and BW4 controls DQ25-DQ32 and DQP4, conditioned by BWE being LOW. GW LOW causes all bytes to be written. WRITE pass-through makes written data immed ately available at the output register during the READ cycle following a WRITE as controlled solely by OE to im prove cache system response. The device incorporates an additional pipelined enable register to allow depth expansion without penalizing system performance.

The "L" version of this device has a data retention option which is useful for battery backup mode of operation. Although the part is not guaranteed to operate functionally below Vcc MIN, it will retain data with a minimum of power dissipation.

The MT58LC128K36D7 operates from a +3.3V power supply and all inputs and outputs are TTL-compatible. The device is ideally suited for Pentium and PowerPC™ pipelined systems and systems that benefit from a very wide high-speed data bus. The device is also ideal in generic 36- and 72-bit-wide applications.

### **FUNCTIONAL BLOCK DIAGRAM**



NOTE: 1. The Functional Block Diagram illustrates simplified device operation. See Truth Table, Pin Descriptions and timing diagrams for detailed information.

# NEW SYNCHRONOUS PIPELINED SRAM

### **PIN DESCRIPTIONS**

TQFP PIN NUMBERS	SYMBOL	TYPE	DESCRIPTION
37, 36, 35, 34, 33, 32, 100, 99, 82, 81, 44, 45, 46, 47, 48, 49, 50	A0-A16	Input	Synchronous Address Inputs: These inputs are registered and must meet the setup and hold times around the rising edge of CLK.
93, 94, 95, 96	BW1, BW2, BW3, BW4	Input	Synchronous Byte Write Enables: These active LOW inputs allow individual bytes to be written when BWE is LOW and must meet the setup and hold times around the rising edge of CLK. A Byte Write Enable is LOW for a WRITE cycle and HIGH for a READ cycle. BWT controls DQ1-DQ8 and DQP1. BW2 controls DQ9-DQ16 and DQP2. BW3 controls DQ17-DQ24 and DQP3. BW4 controls DQ25-DQ32 and DQP4. Data I/O are tristated if any of these four inputs are LOW.
89	CLK	Input	Clock: This signal registers the address, data, chip enables, byte write enables and burst control inputs on its rising edge. All synchronous inputs must meet setup and hold times around the clock's rising edge.
98	CE	Input	Synchronous Chip Enable: This active LOW input is used to enable the device and conditions internal use of ADSP. This input is sampled only when a new external address is loaded.
92	CE2	Input	Synchronous Chip Enable: This active LOW input is used to enable the device. This input is sampled only when a new external address is loaded. This input can be used for memory depth expansion.
97	CE2	Input	Synchronous Chip Enable: This active HIGH input is used to enable the device. This input is sampled only when a new external address is loaded. This input can be used for memory depth expansion.
86	ŌE	Input	Output Enable: This active LOW asynchronous input enables the data I/O output drivers.
83	ADV	Input	Synchronous Address Advance: This active LOW input is used to advance the internal burst counter, controlling burst access after the external address is loaded. A HIGH on this pin effectively causes wait states to be generated (no address advance). This pin must be HIGH at the rising edge of the first clock after an ADSP cycle is initiated if a WRITE cycle is desired (to ensure use of correct address).
84	ADSP	Input	Synchronous Address Status Processor: This active LOW input interrupts any ongoing burst, causing a new external address to be registered. A READ is performed using the new address, independent of the byte write enables and ADSC but dependent upon CE2 and CE2. ADSP is ignored if CE is HIGH. Power-down state is entered if CE2 is LOW or CE2 is HIGH.
85	ADSC	Input	Synchronous Address Status Controller: This active LOW input interrupts any ongoing burst and causes a new external address to be registered. A READ or WRITE is performed using the new address if all chip enables are active. Powerdown state is entered if one or more chip enables are inactive.

# MICHON

# MT58LC128K36D7 128K x 36 SYNCBURST SRAM

### **PIN DESCRIPTIONS (continued)**

TQFP PIN NUMBERS	SYMBOL	TYPE	DESCRIPTION
87	BWE	Input	Byte Write Enable: This active LOW input permits byte write operations and must meet the setup and hold times around the rising edge of CLK.
88	GW	Input	Global Write: This active LOW input allows a full 36-bit WRITE to occur independent of the BWE and BWn lines and must meet the setup and hold times around the rising edge of CLK.
64	ZZ	Input	Snooze Enable: This active HIGH asynchronous input causes the device to enter a low-power standby mode in which all data in the memory array is retained.
16, 66	NC		No Connect: These signals are not internally connected. These signals may be connected to ground to improve package heat dissipation.
38, 39, 42, 43	DNU		Do Not Use: These signals must not be connected.
52, 53, 56, 57, 58, 59, 62, 63, 68, 69, 72, 73, 74, 75, 78, 79, 2, 3, 6, 7, 8, 9, 12, 13, 18, 19, 22, 23, 24, 25, 28, 29	DQ1-DQ32		SRAM Data I/O: Byte 1 is DQ1-DQ8; Byte 2 is DQ9-DQ16; Byte 3 is DQ17-DQ24; Byte 4 is DQ25-DQ32. Input data must meet setup and hold times around the rising edge of CLK.
51, 80, 1, 30	DQP1-DQP4		Parity Data I/O: Byte 1 Parity is DQP1; Byte 2 Parity is DQP2; Byte 3 Parity is DQP3; Byte 4 Parity is DQP4.
31	MODE	Input	Mode: This input selects the burst sequence. A LOW on this pin selects LINEAR BURST. A NC or HIGH on this pin selects INTERLEAVED BURST. Do not alter input state while device is operating.
4, 11, 14, 15, 20, 27, 41, 54, 61, 65, 70, 77, 91	Vcc	Supply	Power Supply: +3.3V +10%/-5%
5, 10, 17, 21, 26, 40, 55, 60, 67, 71, 76, 90	Vss	Supply	Ground: GND

### **PASS-THROUGH TRUTH TABLE**

PREVIOUS CYCLE <sup>1</sup>	PRESENT CYC	CLE	NEXT CYCLE			
OPERATION	BWs	OPERATION	CE	BWs	OE	OPERATION
Initiate WRITE cycle, all bytes Address = A(n-1), data = D(n-1)	All L.2, 3	Initiate READ cycle Register A(n), Q = D(n-1)	L	н	L	Read D(n)
Initiate WRITE cycle. all bytes Address = A(n-1), data = D(n-1)	All L <sup>2, 8</sup>	No new cycle Q = D(r-1)	Н	Н	L	No carry-over from previous cycle
Initiate WRITE cycle, all bytes Address = A(n-1), data = D(n-1)	All L <sup>2, 3</sup>	No new cycle Q = HICiH-Z	Н	Ħ	Н	No carry-over from previous cycle
Initiate WRITE cycle, one byte Address = A(n-1), data = D(n-1)	One L <sup>2</sup>	No new cycle Q = D(r-1) for one byte	Н	H	L	No carry-over from previous cycle

- 1. Previous cycle may be either BURST or NONBURST cycle.
- 2. BWE is LOW when one or more BWn is LOW.
- 3. GW LOW will yield identical results.



### INTERLEAVED BURST ADDRESS TABLE (MODE = NC OR HIGH)

First Address (External)	Second Address (Internal)	Third Address (Internal)	Fourth Address (Internal)
XX00	XX01	XX10	XX11
XX01	XX00	XX11	XX10
XX10	XX11	XX00	XX01
XX11	XX10	XX01	XX00

### LINEAR BURST ADDRESS TABLE (MODE = GND)

First Address (External)	st Address (External) Second Address (Internal)		st Address (External) Second Address (Internal) Third Address (Internal)				
XX00	XX01	XX10	XX11				
XX01	XX10	XX11	XX00				
XX10	XX11	XX00	XX01				
XX11	XX00	XX01	XX10				

### **PARTIAL TRUTH TABLE FOR WRITE COMMANDS**

Function	GW	BWE	BW1	BW2	BW3	BW4
READ	Н	H	Х	X	X	Х
READ	Н	1_	Н	Н	Н	н
WRITE Byte 1	Н	l,	L	Н	Н	Н
WRITE all bytes	Н	1.	L	L	L	L
WRITE all bytes		Ж	Х	Х	Х	Х

**NOTE:** Using  $\overline{BWE}$  and  $\overline{BW1}$  through  $\overline{BW4}$ , any one or more bytes may be written.

### MT58LC128K36D7 128K x 36 SYNCBURST <u>SRAM</u>

### **TRUTH TABLE**

OPERATION	ADDRESS USED	CE	ČE2	CE2	ZZ	ADSP	ADSC	ADV	WRITE	0E	CLK	DQ
Deselected Cycle, Power-down	None	Н	X	Х	L	Х	L	X	Х	Х	L-H	High-Z
Deselected Cycle, Power-down	None	L	×	L	L	L	X	Х	Х	Х	L-H	High-Z
Deselected Cycle, Power-down	None	L	-	Х	L	L	X	Х	×	Х	L-H	High-Z
Deselected Cycle, Power-down	None	L	X	L	L	Н	L	Х	Х	X	L-H	High-Z
Deselected Cycle, Power-down	None	L	Ţ	Х	L	Н	L	Х	X	X	L-H	High-Z
SNOOZE MODE, Power-down	None	Х	X	Х	Н	Х	X	Х	Х	X	Х	High-Z
READ Cycle, Begin Burst	External	L		Н	L	L	X	Х	Х	L	L-H	Q
READ Cycle, Begin Burst	External	L		Н	L	L	X	Х	X	Н	L-H	High-Z
WRITE Cycle, Begin Burst	External	L	L	Н	L	Н	L	Х	L	Х	L-H	D
READ Cycle, Begin Burst	External	L	L	Н	L	Н	L	Х	Н	L	L·H	Q
READ Cycle, Begin Burst	External	L		Н	L	Н	L	Х	Н	Н	L-H	High-Z
READ Cycle, Continue Burst	Next	Χ_	Х	Х	L	H	Н	L	H	L	L-H	Q
READ Cycle, Continue Burst	Next	Х	X	Х	L	Н	Н	L	Н	Ι	L-H	High-Z
READ Cycle, Continue Burst	Next	Н	X	X	L	X	Н_	L	Н	L	L-H	Q
READ Cycle, Continue Burst	Next	Н	X	Х	Ĺ	Х	Н	L	Н	Н	L-H	High-Z
WRITE Cycle, Continue Burst	Next	Х	X	Х	L	H	Н	L	L	Х	L∘H	D
WRITE Cycle, Continue Burst	Next	Н	X	X	L	X	Н	L	L	Х	L-H	D
READ Cycle, Suspend Burst	Current	Х	X	Х	L	Н	Н	Н	Н	L	L-H	Q
READ Cycle, Suspend Burst	Current	X	X	Х	L	H	Н	Н	Н	Н	L-H	High-Z
READ Cycle, Suspend Burst	Current	Н	X	Х	L	X	Н	Н	Н	L	L-H	Q
READ Cycle, Suspend Burst	Current	Н	X	Х	L	Х	Н	Н	Н	Н	L-H	High-Z
WRITE Cycle, Suspend Burst	Current	Х	X	X	L	Н	Н	Н	L	Х	L-H	D
WRITE Cycle, Suspend Burst	Current	Н	X	Х	L	Х	Н	Н	L	Х	L-H	D

### NOTE:

SYNCHRONOUS PIPELINED SRAW

- 1. X means "don't care." H means logic H GH. L means logic LOW. WRITE=L means any one or more byte write enable signals (BW1, BW2, BW3 or BW4) and BWE are LOW or GW is LOW. WRITE=H means all byte write enable signals are HIGH.
- BWT enables WRITEs to Byte 1 (DQ1- DQ8, DQP1). BW2 enables WRITEs to Byte 2 (DQ9-DQ16, DQP2). BW3 enables WRITEs to Byte 3 (DQ17-DQ24, DQP3). BW4 enables WRITEs to Byte 4 (DQ25-DQ32, DQP4).
- 3. All inputs except  $\overline{\text{OE}}$  must meet setup and hold times around the rising edge (LOW to HIGH) of CLK.
- 4. Wait states are inserted by suspending burst.
- 5. For a WRITE operation following a READ operation,  $\overline{OE}$  must be HIGH before the input data required setup time and held HIGH throughout the input data hold time.
- 6. This device contains circuitry that will ensure the outputs will be in High-Z during power-up.
- 7. ADSP LCW always initiates an interna: READ at the L-H edge of CLK. A WRITE is performed by setting one or more byte write enable signals and I3WE LOW or GW LOW for the subsequent L-H edge of CLK. Refer to WRITE timing diagram for clarification

### ABSOLUTE MAXIMUM RATINGS\*

Voltage on Vcc Supply Relative to Vs	s0.5V to +4.6V
VIN	0.5V to Vcc +0.5V
Storage Temperature (plastic)	55°C to +150°C
Junction Temperature**	+150°C
Short Circuit Output Current	100m/

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

\*\*Maximum junction temperature depends upon package type, cycle time, loading, ambient temperature and airflow. See technical note TN-05-14 for more information.

### ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

 $(0^{\circ}C \le T_{\Delta} \le 70^{\circ}C; Vcc = +3.3V +10\%/-5\%$  unless otherwise noted)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		Vıн	2.0	Vcc +0.3	٧	1, 2
Input High (Logic 1) Voltage	For MODE and ZZ	VIH	2.4	Vcc +0.3	٧	1, 2
Input Low (Logic 0) Voltage	alter ille	VIL	-0.3	0.8	٧	1, 2
Input Leakage Current	$0V \leq V$ IN $\leq V$ C	ILı	-1	1	μА	14
Output Leakage Current	Output(s) disabled, 0V ≤ Vout ≤ Voc	ILo	-1	1	μΑ	
Output High Voltage	loн = -4.0mA	Vон	2.4		V	1, 11
Output Low Voltage	loL = 8.0mA	Vol		0.4	V	1, 11
Supply Voltage		Vcc	3.135	3.6	٧	1

							MAX				
DESCRIPTION	CONDITIONS	SYM	VER	TYP	-4.5	-5	-6	-7	-8	UNITS	NOTES
Power Supply Current: Operating	Device selected; all inputs ≤ VIL or ≥ VIH; cycle time ≥ <sup>I</sup> KC MIN; Vcc = MAX; outputs open	lcc	ALL	200	500	425	375	325	275	mA	3, 12, 13
Power Supply Current: Idle	Device selected; Vcc = MAX; ADSC, ADSP, GW, BWs, ADV ≥ VIR; all inputs ≤ Vss +0.2 or ≥ Vcc -0.2; cycle time ≥ <sup>t</sup> KC MIN	lcc1	ALL	30	81	81	76	66	51	mA	12, 13
CMOS Standby	Device deselected; Vcc = MAX; all inputs ≤ Vss +0.2 or ≥ Vcc -0.2;	ISB2	STD	0.5	5	5	5	5	5	mA	12, 13
	all inputs static; CLK frequency = 0		Р	0.2	2	2	2	2	2	mA	],
TTL Standby	Device deselected; Vcc = MAX; all inputs ≤ V <sub>IL</sub> or ≥ V <sub>IH</sub> ;	IsB3	STD	15	25	25	25	25	25	mA	12, 13
	all inputs static; CLK frequency = 0		Р	8	18	18	18	18	18	mA	1
Clock Running	Device deselected; Vcc = MAX; all inputs ≤ Vss +0.2 or ≥ Vcc -0.2: CLK cycle time ≥ <sup>†</sup> KC MIN	ISB4	ALL	30	81	81	76	66	51	mA	12, 13

SYNCHRONOUS

PIPELINED SRAM

### MT58LC128K36D7 128K x 36 SYNCBURST " SRAM

### **CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	TYP	MAX	UNITS	NOTES
Control Input Capacitance	$T_A = 25^{\circ}C; 1 = 1 \text{ MHz}$	Cı	3	4	pF	4
Input/Output Capacitance (DQ)	Vcc = 3.3V	Со	6	8	pF	4
Address and Clock Input Capacitance		CA	2.5	3	pF	4

### THERMAL CONSIDERATIONS

DESCRIPTION	CONDITIONS	SYMBOL	TYP	UNITS	NOTES
Thermal resistance - Junction to Ambient	Still Air, Soldered on 4.25 x	$\theta_{JA}$	20	°C/W	
Thermal resistance - Junction to Case	1.125 inch 4-layer circuit board	θJC	1	°C/W	

### **ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Note 5) (0°C  $\leq$  T<sub>A</sub>  $\leq$  70°C; Vcc = +3.3V +10%/-5%)

DESCRIPTION		-4.5		-5			-6		7	-8			
	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Clock										'			
Clock cycle time	<sup>t</sup> KC	8		10		12		15		20		ns	
Clock HIGH time	<sup>t</sup> KH	3		4		4.5		5		6		ns	
Clock LOW time	t <sub>KL</sub>	3		4		4.5		5		6		ns	
Output Times				•	•		•			•			
Clock to output valid	tKQ		4.5		5		6		7		8	ns	
Clock to output invalid	¹KQX	2		2		2		2		2		ns	
Clock to output in Low-Z	¹KQLZ	2		2		2		2		2		ns	4, 6, 7
Clock to output in High-Z	¹KQHZ		4.5		5		5		6		6	ns	4, 6, 7
OE to output valid	<sup>t</sup> OEQ		4.5		5		5		5		6	ns	9
OE to output in Low-Z	OELZ	0		0		0		0		0		ns	4, 6, 7
OE to output in High-Z	10EHZ		3		4		5		6		6	ns	4, 6, 7
Setup Times													•
Address	<sup>t</sup> AS	2.5		2.5		2.5		2.5		3.5		ns	8, 10
Address Status (ADSC, ADSP)	ADSS	2.5		2.5		2.5		2.5		3.5		ns	B, 10
Address Advance (ADV)	†AAS	2.5		2.5		2.5		2.5		3.5		ns	8, 10
Write Signals	tWS	2.5		2.5		2.5		2.5		3.5		ns	8, 10
(BW1, BW2, BW3, BW4, BWE, GW)											1		
Data-in	tDS	2.5		2.5		2.5		2.5		3.5		ns	8, 10
Chip Enables (CE, CE2, CE2)	¹CES	2.5		2.5		2.5		2.5		3.5		ns	8, 10
Hold Times							•						<u> </u>
Address	<sup>t</sup> AH	0.5		0.5		0.5		0.5		8.0	T	ns	8, 10
Address Status (ADSC, ADSP)	<sup>1</sup> ADSH	0.5		0.5		0.5		0.5		0.8		ns	8, 10
Address Advance (ADV)	HAA	0.5		0.5		0.5		0.5		0.8		ns	8, 10
Write Signals	HW <sup>‡</sup>	0.5		0.5		0.5		0.5	Γ	0.8	$\overline{}$	ns	8, 10
(BW1, BW2, BW3, BW4, BWE, GW)												1	
Data-in	<sup>t</sup> DH	0.5		0.5		0.5		0.5		0.8		ns	8, 10
Chip Enables (CE, CE2, CE2)	<sup>1</sup> CEH	0.5		0.5		0.5		0.5		0.8		ns	8, 10

### **AC TEST CONDITIONS**

Input pulse levelsVss to 3.0V	
Input rise and fall times 2.5ns	
Input timing reference levels1.5V	
Output reference levels1.5V	
Output load See Figures 1 and 2	




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT

### **NOTES**

- 1. All voltages referenced to Vss (GND).
- 2. Overshoot:  $V_{IH} \le +4.6V$  for  $t \le {}^tKC$  /2 for  $I \le 20mA$ . Undershoot:  $V_{IL} \ge -0.7V$  for  $t \le {}^tKC$  /2 for  $I \le 20mA$ . Power-up:  $V_{IH} \le +3.6V$  and  $V_{CC} \le 3.135V$  for  $t \le 200ms$ .
- Icc is given with no output current. Icc increases with greater output loading and faster cycle times.
- 4. This parameter is sampled.
- 5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- Output loading is specified with C<sub>L</sub> = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
- At any given temperature and voltage condition, <sup>†</sup>KQHZ is less than <sup>†</sup>KQLZ and <sup>†</sup>OEHZ is less than <sup>†</sup>OELZ.
- A WRITE cycle is defined by at least one byte write enable LOW and ADSP HIGH for the required setup and hold times. A READ cycle is defined by all byte write enables HIGH and (ADSC or ADV LOW) or ADSP LOW for the required setup and hold times.
- 9.  $\overline{OE}$  is a "don't care" when a byte write enable is sampled LOW.


- 10. This is a synchronous device. All addresses must meet the specified setup and hold times for all rising edges of CLK when either \$\overline{ADSP}\$ or \$\overline{ADSC}\$ is LOW and chip enabled. All other synchronous inputs must meet the setup and hold times with stable logic levels for all rising edges of clock (CLK) when the chip is enabled. Chip enable must be valid at each rising edge of CLK (when either \$\overline{ADSP}\$ or \$\overline{ADSC}\$ is LOW) to remain enabled.
- 11. The load used for Voн, Vol testing is shown in Fig. 2. AC load current is higher than the shown DC values. AC I/O curves are available upon request.
- "Device Deselected" means device is in POWER-DOWN mode as defined in the Truth Table. "Device Selected" means device is active (not in POWER-DOWN mode).
- 13. Typical values are measured at 3.3V, 25°C and 20ns cycle time.
- 14. MODE pin has an internal pull-up and exhibits an input leakage current of  $\pm 10\mu$ A.
- 15. Typical values are measured at 25°C.
- 16. The device must have a deselect cycle applied at least two clock cycles before data retention mode is entered.

SYNCHRONOUS PIPELINED SRAM

### DATA RETENTION ELECTRICAL CHARACTERISTICS (L version only)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Vcc for Retention Data		VDR	2		V	
Data Retention Current Method 1	$\begin{tabular}{ll} \hline \hline CE, \hline CE2 & (Vcc -0.2V), CE2 & \le 0.2V \\ \hline Vin & \ge (Vcc -0.2V) \ or & \le 0.2V \\ \hline Vcc & = 2V, \ ZZ & \le 0.2V \\ \hline \end{tabular}$	Іссря		TBD	μА	15
Data Retention Current Method 2	$ZZ \ge -0.2V$ VCC = 2V	ICCOR		TBD	μА	15
Chip Deselect to Data Retention Time		<sup>†</sup> CDR	2(tKC)		ns	4, 16
Operation Recovery Time		<sup>t</sup> R		2( <sup>t</sup> KC)	ns	4

### LOW Vcc DATA RETENTION WAVEFORM



- 1. If ZZ is inactive (ZZ ≤ 0.2V),  $\overline{\text{CE}}$  > Vcc 0.2V and other inputs must be ≥ Vcc -0.2V or ≤ 0.2V to guarantee ICCDR in data retention mode. If inputs are between these levels or left floating, ICCDR may be exceeded. If ZZ is active (ZZ ≥ Vcc -0.2V), then this restriction on input may be ignored.
- 2. Only one of the available deselect cycle sequences is shown above (CE = HIGH, ADSC = LOW). Any of the other deselect cycle sequences may also be used.
- 3. The device control signals should be in a deselect state between the rising edge of Vcc and until <sup>t</sup>R is met.
- 4. All inputs must be  $\leq$  Vcc +0.3V while the device is in data retention mode.

SRAM

MT58LC128K36D7

### **SNOOZE MODE**

SNOOZE MODE is a low current, "power down" mode in which the device is deselected and current is reduced to ISB2 The duration of SNOOZE MODE is dictated by the length of time the ZZ pin is in a HIGH state. After entering SNOOZE MODE, the clock and all other inputs are ignored The ZZ pin (pin 64) is an asynchronous, active HIGH

input that causes the device to enter SNOOZE MODE


When the ZZ pin becomes a logic HIGH, ISB2 is guaranteed after the setup time tZZ is met. Any access pending when entering SNOOZE MODE is not guaranteed to successfully complete. Therefore, SNOOZE MODE must not be initiated until valid pending operations are completed.

128K x 36 SYNCBURST

### SNOOZE MODE ELECTRICAL CHARACTERISTICS

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Current during SNOOZE MODE	ZŽ ≥ ViH	ISB2		5	mA	
Current during SNOOZE MODE (P Version)	ZZ ≥ ViH	ISB2		2	mA	
ZZ HIGH to SNOOZE MODE time		<sup>†</sup> ZZ	2( <sup>t</sup> KC)		ns	4
SNOOZE MODE Operation Recovery Time		†RZZ		2(tKC)	ns	4


### SNOOZE MODE WAVEFORM



NOTE: 1. The CE signal shown above refers to a TRUE state on all chip selects for the device.


# MICHON

### **READ TIMING**



DON'T CARE


- Q(A2) refers to output from address A?. Q(A2+1) refers to output from the next internal burst address following A2.
- 2. CE2 and CE2 have timing identical to CE. On this diagram, when CE is LOW, CE2 is LOW and CE2 is HIGH. When CE is HIGH, CE2 is HIGH and CE2 is LOW.
- 3. Timing is shown assuming that the device was not enabled before entering into this sequence.  $\overline{\text{OE}}$  does not cause Q to be driven until after the following clock rising edge.
- 4. Outputs are disabled within one clock cycle after deselect.



- 1. D(A2) refers to input for address A2. D(A2 -1) refers to input for the next internal burst address following A2.
- 2. CE2 and CE2 have timing identical to CE. On this diagram, when CE is LOW, CE2 is LOW and CE2 is HIGH. When CE is HIGH, CE2 is HIGH and CE2 is LOW.
- 3. OE must be HIGH before the input data setup and held HIGH throughout the data hold time. This prevents input/output data contention for the time period prior to the byte write enable inputs being sampled.
- 4. ADV must be HIGH to permit a WRITE to the loaded address.
- 5. Full width WRITE can be initiated by GW LOW or GW HIGH and BWE, BW1- BW4 LOW.

# MICHON

### **READ/WRITE TIMING**



- Q(A4) refers to output from address A4. Q(A4+1) refers to output from the next internal burst address following A4.
- 2. CE2 and CE2 have timing identical to CE. On this diagram, when CE is LOW, CE2 is LOW and CE2 is HIGH. When CE is HIGH, CE2 is HIGH and CE2 is LOW.
- The data bus (Q) remains in High-Z following a WRITE cycle unless an ADSP, ADSC or ADV cycle is performed.
- 4. GW is HIGH.
- 5. Back-to-back READs may be controlled by either ADSP or ADSC.

SRAM

MT58LC128K36D7

### APPLICATION INFORMATION

### LOAD DERATING CURVES

The Micron 128K x 36 Synchronous SRAM timing is dependent upon the capacitive loading on the outputs. The data sheet is written assuming a load of 30pF. Access time changes with load capacitance as follows:

 $\Delta^{t}KQ = 0.016 \text{ ns/pF} \times \Delta C_{L} \text{ pF}.$ (Note: this is preliminary information subject to change.)

For example, if the SRAM loading is 22pF,  $\Delta C_L$  is -8pF (8pF less than rated load). The clock to valid output time of the SRAM is reduced by  $0.016 \times 8 = 0.128$ ns. If the device is a 12ns part, the worst case <sup>t</sup>KQ becomes 11.87ns (approximately).

Consult the factory for copies of I/O current versus voltage curves. For capacitive loading derating curves see technical note TN-05-20, "3.3V SRAM Capacitive Loading."

**HRONOUS PIPELINED SRAM**