

FAST PAGE MODE DYNAMIC RAM **8M × 36** **288M BIT**

Type name	Max. Access time (ns)	Load memory	Outward dimensions W × H × D (mm)	Data sheet page
MH8M36AUJ-65 ★	65	M5M417400ATP, RT × 8		
MH8M36ANUJ-65 ★		+ M5M44100BTP, RT × 4	107.95 × 41.6 × 7	3/13
MH8M36AUJ-75 ★	75			
MH8M36ANUJ-75 ★				
COMMON DATA				4/13

★ : New product

MH8M36AUJ-65,-75**MH8M36ANUJ-65,-75**

FAST PAGE MODE 301989888-BIT (8388608-WORD BY 36-BIT) DYNAMIC RAM

DESCRIPTION

The MH8M36AUJ/ANUJ is 8388608-word × 36-bit dynamic RAM. This consists of sixteen industry standard 4M × 4 dynamic RAMs in TSOP, eight industry standard 4M × 1 dynamic RAMs in TSOP and two input buffers in SSOP.

The mounting of TSOP and SSOP on a single in-line package provides any application where high densities and large quantities of memory are required.

This is a socket-type memory module, suitable for easy interchange or addition of modules.


FEATURES

Type name	Access time (max. ns)	Cycle time (min. ns)	Power dissipation (typ. mW)
MH8M36AUJ/ANUJ-65	65	110	6760
MH8M36AUJ/ANUJ-75	75	130	6040

- Utilizes industry standard 4M × 4 RAMs in TSOP, industry standard 4M × 1 RAMs in TSOP and industry standard buffer in SSOP
- 72-pins single in-line package
- Single +5V ($\pm 10\%$) supply operation
- Low stand-by power dissipation
924mW(max) CMOS input level
- Low operating power dissipation
MH8M36AUJ/ANUJ-65 8.40W(max)
MH8M36AUJ/ANUJ-75 7.41W(max)
- All inputs are directly TTL compatible
- All outputs are three-state and directly TTL compatible
- Includes (0.22μF × 24) decoupling capacitors
- 2048 refresh cycles every 32ms (A0~A10)
- Fast-page mode capabilities
- The common I/O feature dictates the use of only early write operation to prevent contention on Data-in and Data-out:
- MH8M36AUJ is gold plating contact
MH8M36ANUJ is solder with Nickel underplating contact

APPLICATION

Main memory unit for computers, Microcomputer memory, Refresh memory for CRT

PIN CONFIGURATION (TOP VIEW) (Both side)

Outline 72N9S-B

	-65	-75
PD1	NC	NC
PD2	Vss	Vss
PD3	NC	Vss
PD4	NC	NC

NC : NO CONNECTION

MH8M36AUJ

MH8M36ANUJ

FAST PAGE MODE 301989888-BIT
(8388608-WORD BY 36-BIT) DYNAMIC RAM

FUNCTION

In addition to normal read, and early write operations, a number of other functions, e.g., fast-page mode, RAS-only


refresh and CAS before RAS refresh. The input conditions for each are shown in Table 1.

Table 1 Input conditions for each mode

Operation	Inputs					Input/Output		Remark
	RAS	CAS	W	Row address	Column address	Input	Output	
Read	ACT	ACT	NAC	APD	APD	OPN	VLD	YES
Write (Early write)	ACT	ACT	ACT	APD	APD	VLD	OPN	YES
RAS-only refresh	ACT	NAC	DNC	APD	DNC	OPN	VLD	YES
Hidden refresh	ACT	ACT	DNC	APD	DNC	OPN	VLD	YES
CAS before RAS refresh	ACT	ACT	NAC	DNC	DNC	OPN	VLD	YES
Stand-by	NAC	DNC	DNC	DNC	DNC	OPN	NO	

Note. ACT : active, NAC : nonactive, DNC : don't care, VLD : valid, APD : applied, OPN : open

BLOCK DIAGRAM



MH8M36AUJ

MH8M36ANUJ

FAST PAGE MODE 301989E38-BIT
(8388608-WORD BY 36-BIT) DYNAMIC RAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V _{CC}	Supply voltage	With respect to V _{SS}	-0.5~7	V
V _I	Input voltage		-1~7	V
V _O	Output voltage		-1~7	V
I _O	Output current		50	mA
P _D	Power dissipation	T _A = 25 °C	26	W
T _{OPR}	Operating temperature		0~70	°C
T _{STG}	Storage temperature		-40~100	°C

RECOMMENDED OPERATING CONDITIONS (T_A = 0~70 °C, unless otherwise noted) (Note 1)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V _{CC}	Supply voltage	4.5	5.0	5.5	V
V _{SS}	Supply voltage	0	0	0	V
V _{IH}	High-level Input voltage, all Inputs	2.4		6.0	V
V _{IL}	Low-level Input voltage, all Inputs	-1.0		0.8	V

Note 1. All voltage values are with respect to V_{SS}

ELECTRICAL CHARACTERISTICS (T_A = 0~70 °C, V_{CC} = 5V ± 10%, V_{SS} = 0V, unless otherwise noted) (Note 2)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V _{O-H}	High-level output voltage	I _{OH} = -5mA	2.4		V _{CC}	V
V _{O-L}	Low-level output voltage	I _{OL} = 4.2mA	0		0.4	V
I _{OZ}	Off-state output current	Q floating 0V ≤ V _{OUT} ≤ 5.5V	-20		20	μA
I _I	Input current	0V ≤ V _{IN} ≤ 6.5V, Other input pins=0V	-1		1	μA
I _{CC1(AV)}	Average supply current from V _{CC} , operating (Note 3, 4)	MH8M36A-65 MH8M36A-75	RAS, CAS cycling t _{RC} = t _{WC} = min. output open		1528	mA
					1348	
I _{CC2(AV)}	Supply current from V _{CC} , stand-by		RAS = CAS = V _{IH} , output open RAS-CAS ≥ V _{CC} -0.5V, output open		192	mA
					168	
I _{CC3(AV)}	Average supply current from V _{CC} , refreshing (Note 3)	MH8M36A-65 MH8M36A-75	RAS cycling, CAS = V _{IH} t _{RC} = min. output open		1528	mA
					1348	
I _{CC4(AV)}	Average supply current from V _{CC} Fast-Page-Mode (Note 3, 4)	MH8M36A-65 MH8M36A-75	RAS = V _{IL} , CAS cycling t _{RC} = min. output open		1048	mA
					912	
I _{CC5(AV)}	Average supply current from V _{CC} CAS before RAS refresh mode (Note 3)	MH8M36A-65 MH8M36A-75	CAS before RAS refresh cycling t _{RC} = min. output open		1528	mA
					1164	

Note 2. Current flowing into an IC is positive, out is negative.

3. I_{CC1(AV)}, I_{CC3(AV)}, I_{CC4(AV)} and I_{CC6(AV)} are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.

4. I_{CC1(AV)} and I_{CC4(AV)} are dependent on output loading. Specified values are obtained with the output open.

CAPACITANCE (T_A = 0~70 °C, V_{CC} = 5V ± 10%, V_{SS} = 0V, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
C _{I(A)}	Input capacitance, address inputs				30	pF
C _{I(DO)}	Data input/data output capacitance	V _I = V _{SS}			30	pF
C _{I(W)}	Input capacitance, write control input	f = 1MHz			30	pF
C _{I(RAS)}	Input capacitance, RAS input	V _I = 25mVrms			30	pF
C _{I(CAS)}	Input capacitance, CAS input				30	pF

MH8M36AUJ
MH8M36ANUJ
FAST PAGE MODE 301989888-BIT
(8388608-WORD BY 36-BIT) DYNAMIC RAM
SWITCHING CHARACTERISTICS ($T_a = 0 \sim 70^\circ\text{C}$, $V_{cc} = 5V \pm 10\%$, $V_{ss} = 0V$, unless otherwise noted) (Notes 5, 12, 13)

Symbol	Parameter	Limits				Unit
		MH8M36A-65	MH8M36A-75	Min	Max	
tCAC	Access time from CAS	(Note 6, 7)		20	25	ns
tRAC	Access time from RAS	(Note 6, 8)		65	75	ns
tAA	Column address access time	(Note 6, 9)		35	40	ns
tCPA	Access time from CAS precharge	(Note 6, 10)		40	45	ns
tCLZ	Output low impedance time from CAS low	(Note 6)		5	5	ns
tOFF	Output disable time after CAS high	(Note 11)		0	20	0
				25	ns	

Note 5. An initial pause of 500μs is required after power-up followed by a minimum of eight initialization cycles (any combination of cycles containing a RAS clock such as RAS-Only refresh).

Note that RAS may be cycled during the initial pause. And any 8 RAS or RAS/CAS cycles are required after prolonged periods (greater than 32ms) of RAS inactivity before proper device operation is achieved.

6. Measured with a load circuit equivalent to 2TTL loads and 100pF.

7. Assumes that tRCD ≥ tRCD(max) and tASC ≥ tASC(max).

8. Assumes that tRCD ≤ tRCD(max) and tRAD ≤ tRAD(max). If tRCD or tRAD is greater than the maximum recommended value shown in this table, tRAC will increase by amount that tRCD or tRAD exceeds the value shown.

9. Assumes that tRAD ≥ tRAD(max) and tASC ≤ tASC(max).

10. Assumes that tCP ≤ tCP(max) and tASC ≥ tASC(max).

11. tOFF(max) defines the time at which the output achieves the high impedance state ($|I_{out}| \leq | \pm 20 \mu A |$) and is not reference to $V_{OH(min)}$ or $V_{OL(max)}$.

TIMING REQUIREMENTS (For Read, Early Write, Fast-Page Mode Cycles)

($T_a = 0 \sim 70^\circ\text{C}$, $V_{cc} = 5V \pm 10\%$, $V_{ss} = 0V$, unless otherwise noted) (Notes 12, 13)

Symbol	Parameter	Limits				Unit
		MH8M36A-65	MH8M36A-75	Min	Max	
tREF	Refresh cycle time			32	32	ns
tRP	RAS high pulse width			40	50	ns
tRCD	Delay time, RAS low to CAS low	(Note 14)	20	45	20	50
tCRP	Delay time, CAS high to RAS low			10	10	ns
tRPC	Delay time, RAS high to CAS low			0	0	ns
tCPN	CAS high pulse width			10	10	ns
tRAD	Column address delay time from RAS low	(Note 15)	15	30	15	35
tASR	Row address setup time before RAS low			0	0	ns
tASC	Column address setup time before CAS low	(Note 16)	0	10	0	10
tRAH	Row address hold time after RAS low			10	10	ns
tCAH	Column address hold time after CAS low			15	15	ns
tt	Transition time	(Note 17)	1	50	1	50

Note 12. The timing requirements are assumed $tt = 5\text{ns}$.

13. $V_{IH(min)}$ and $V_{IL(max)}$ are reference levels for measuring timing of input signals.

14. tRCD(max) is specified as a reference point only. If tRCD is less than tRCD(max), access time is tRAC. If tRCD is greater than tRCD(max), access time is controlled exclusively by tCAC or tAA. tRCD(min) is specified as $tRCD(min) = tRAH(min) + 2tt + tASC(min)$.

15. tRAD(max) is specified as a reference point only. If tRAD ≥ tRAD(max) and tASC ≤ tASC(max), access time is controlled exclusively by tAA.

16. tASC(max) is specified as a reference point only. If tRCD ≥ tRCD(max) and tASC ≥ tASC(max), access time is controlled exclusively by tCAC.

17. tt is measured between $V_{IH(min)}$ and $V_{IL(max)}$.

MH8M36AUJ
MH8M36ANUJ
FAST PAGE MODE 301989888-BIT
(8388608-WORD BY 36-BIT) DYNAMIC RAM
Read and Refresh Cycles

Symbol	Parameter	Limits				Unit	
		MH8M36A-65		MH8M36A-75			
		Min	Max	Min	Max		
tRC	Read cycle time	110		130		ns	
tRAS	RAS low pulse width	60	10000	70	10000	ns	
tCAS	CAS low pulse width	15	10000	20	10000	ns	
tCSH	CAS hold time after RAS low	60		70		ns	
tRSH	RAS hold time after CAS low	15		20		ns	
tRCS	Read setup time before CAS low	0		0		ns	
tRCH	Read hold time after CAS high	(Note 18)	0	0		ns	
tRRH	Read hold time after RAS high	(Note 18)	10	10		ns	
tRAI	Column address to RAS hold time	30		35		ns	

Note 13. Either tRCH or tRRH must be satisfied for a read cycle.

Write Cycle (Early Write Cycles)

Symbol	Parameter	Limits				Unit	
		MH8M36A-65		MH8M36A-75			
		Min	Max	Min	Max		
tWC	Write cycle time	110		130		ns	
tRAS	RAS low pulse width	60	10000	70	10000	ns	
tCAS	CAS low pulse width	15	10000	20	10000	ns	
tCSH	CAS hold time after RAS low	60		70		ns	
tRSH	RAS hold time after CAS low	15		20		ns	
twcs	Write setup time before CAS low	(Note 19)	0	0		ns	
tWC ₋	Write hold time after CAS low	10		10		ns	
tcw ₋	CAS hold time after W low	15		20		ns	
trw ₋	RAS hold time after W low	15		20		ns	
tWP	Write pulse width	10		15		ns	
tDS	Data setup time before CAS low or W low	0		0		ns	
tDH	Data hold time after CAS low or W low	15		20		ns	

Note 19. twcs is specified as reference points only. If twcs ≥ twcs(min) the cycle is an early write cycle and the DQ pins will remain high impedance throughout the entire cycle.

Fast-Page Mode Cycle (Read, Early Write Cycle) (Note 20)

Symbol	Parameter	Limits				Unit	
		MH8M36A-65		MH8M36A-75			
		Min	Max	Min	Max		
tPC	Fast page mode read/write cycle time	40		45		ns	
tRAS	RAS low pulse width for read write cycle	(Note 21)	100	125000	115	125000	
tCP	CAS high pulse width	(Note 22)	10	15	10	15	
tCPRH	RAS hold time after CAS precharge		35		40	ns	

Note 20. All previously specified timing requirements and switching characteristics are applicable to their respective fast page mode cycle.

21. tRAS(min) is specified as two cycles of CAS input are performed.

22. tCP(max) is specified as a reference point only.

CAS before RAS Refresh Cycle (Note 23)


Symbol	Parameter	Limits				Unit	
		MH8M36A-65		MH8M36A-75			
		Min	Max	Min	Max		
tCSR	CAS setup time before RAS low	10		10		ns	
tCHR	CAS hold time after RAS low	10		15		ns	
tRSR	Read setup time before RAS low	10		10		ns	
tRHR	Read hold time after RAS low	10		15		ns	

Note 23. Eight to more CAS before RAS cycles instead of eight RAS cycles are necessary for proper operation of CAS before RAS refresh mode.

MH8M36AUJ

MH8M36ANUJ

**FAST PAGE MODE 301989888-BIT
(8388608-WORD BY 36-BIT) DYNAMIC RAM**

Timing Diagrams (Note 24)**Read Cycle**


Note 24





Indicates the don't care input.
 $V_{IH(min)} \leq V_{IN} \leq V_{IH(max)}$ or $V_{IL(min)} \leq V_{IN} \leq V_{IL(max)}$



Indicates the invalid output.


MH8M36AUJ
MH8M36ANUJ
FAST PAGE MODE 301989888-BIT
(8388608-WORD BY 36-BIT) DYNAMIC RAM
Write Cycle (Early write)


MH8M36AUJ
MH8M36ANUJ
FAST PAGE MODE 301989888-BIT
(8388608-WORD BY 36-BIT) DYNAMIC RAM
RAS-only Refresh Cycle**CAS before RAS Refresh Cycle**

MH8M36AUJ

MH8M36ANUJ

FAST PAGE MODE 301989888-BIT
(8388608-WORD BY 36-BIT) DYNAMIC RAM

Fast Page Mode Read Cycle

MH8M36AUJ
MH8M36ANUJ
FAST PAGE MODE 301989888-BIT
(8388608-WORD BY 36-BIT) DYNAMIC RAM
Fast-Page-Mode Write Cycle (Early Write)

MH8M36AUJ

MH8M36ANUJ

**FAST PAGE MODE 301989888-BIT
(8388608-WORD BY 36-BIT) DYNAMIC RAM**

Hidden Refresh Cycle (Read)

