

FAST PAGE MODE DYNAMIC RAM **8M × 36** **288MBIT**

Type name	Max. Access time (ns)	Load memory	Outward dimensions W × H × D (mm)	Data sheet page
MH8M36AJ-6 ★	60			
MH8M36NAJ-6 ★		M5M417400AJ × 16 + M5M44100BJ × 8	107.95 × 33.85 × 8.6	3/13
MH8M36AJ-7 ★	70			
MH8M36NAJ-7 ★				
COMMON DATA				4/13

★ : New product

MITSUBISHI's (DRAM MODULE)
MH8M36AJ-6,-7 /
MH8M36NAJ-6,-7
FAST PAGE MODE 301989888-BIT (8388608-WORD BY 36-BIT) DYNAMIC RAM

DESCRIPTION

The MH8M36AJ/NAJ is 8388608-word × 36-bit dynamic RAM. This consists of sixteen industry standard 4M × 4 dynamic RAMs in SOJ and eight industry standard 4M × 1 dynamic RAMs in SOJ.

The mounting of SOJ on a single in-line package provides any application where high densities and large quantities of memory are required. This is a socket-type memory module, suitable for easy interchange or addition of modules.

FEATURES


Type name	Access time (max. ns)	Cycle time (min. ns)	Power dissipation (typ. mW)
MH8M36AJ/NAJ-6	60	110	5200
MH8M36AJ/NAJ-7	70	130	4480

- Utilizes industry standard 4M × 4 RAMs in SOJ and industry standard 4M × 1 RAMs in SOJ
- 72-pins single In-line package
- Single +5V ($\pm 10\%$) supply operation
- Low stand-by power dissipation
132mW(max) CMOS input level
- Low operating power dissipation
MH8M36AJ, NAJ-6 7.64W(max)
MH8M36AJ, NAJ-7 6.51W(max)
- All inputs are directly TTL compatible
- All outputs are three-state and directly TTL compatible
- Includes (0.22μF × 24) decoupling capacitors
- 2048 refresh cycles every 32ms (A0~A10)
- Fast page mode capability
- The common I/O feature dictates the use of only early write operation to prevent contention on data-in and data-out
- MH8M36AJ is gold plating contact
MH8M36NAJ is solder with Nickel underplating contact

APPLICATION

Main memory unit for computers, Microcomputer memory, Refresh memory for CRT

PIN CONFIGURATION (TOP VIEW) (Both side)



Outline 72N9U-B

-6	-7
PD1	NC
PD2	Vss
PD3	NC
PD4	NC

NC : NO CONNECTION

MH8M36AJ

MH8M36NAJ

FAST PAGE MODE 301989888-BIT

(8388608-WORD BY 36-BIT) DYNAMIC RAM

FUNCTION


In addition to normal read, and early write operations, a number of other functions, e. g., fast-page mode, RAS-only

refresh and CAS before RAS refresh. The input conditions for each are shown in Table 1.

Table 1 Input conditions for each mode

Operation	Inputs					Input/Output		Refresh	Remark
	RAS	CAS	W	Row address	Column address	Input	Output		
Read	ACT	ACT	NAC	APD	APD	OPN	VLD	YES	
Write (Early write)	ACT	ACT	ACT	APD	APD	VLD	OPN	YES	
RAS-only refresh	ACT	NAC	DNC	APD	DNC	DNC	OPN	YES	
Hidden refresh	ACT	ACT	DNC	APD	DNC	OPN	VLD	YES	
CAS before RAS refresh	ACT	ACT	NAC	DNC	DNC	DNC	OPN	YES	
Stand-by	NAC	DNC	DNC	DNC	DNC	DNC	OPN	NO	

Note. ACT : active, NAC : nonactive, DNC : don't care, VLD : valid, IVD : invalid, APD : applied, OPN : open



MH8M36AJ
MH8M36NAJ
FAST PAGE MODE: 301989888-BIT
(8388608-WORD BY 36-BIT) DYNAMIC RAM
ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V _{cc}	Supply voltage	With respect to V _{ss}	-1~7	V
V _i	Input voltage		-1~7	V
V _o	Output voltage		-1~7	V
I _o	Output current		50	mA
P _d	Power dissipation	T _a = 25°C	24	W
T _{opr}	Operating temperature		0~70	°C
T _{stg}	Storage temperature		-40~125	°C

RECOMMENDED OPERATING CONDITIONS (T_a = 0~70°C, unless otherwise noted) (Note 1)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V _{cc}	Supply voltage	4.5	5.0	5.5	V
V _{ss}	Supply voltage	0	0	0	V
V _{iH}	High-level input voltage, all inputs	2.4	6.5	V	
V _{iL}	Low-level input voltage, all inputs	-2.0	0.8	V	

Note 1. All voltage values are with respect to V_{ss}.**ELECTRICAL CHARACTERISTICS** (T_a = 0~70°C, V_{cc} = 5V ± 10%, V_{ss} = 0V, unless otherwise noted) (Note 2)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V _{oh}	High-level output voltage	I _{oh} = -5mA	2.4		V _{cc}	V
V _{ol}	Low-level output voltage	I _{ol} = 4.2mA	0		0.4	V
I _{oz}	Off-state output current	Q floating 0V ≤ V _{out} ≤ 5.5V	-20		20	μA
I _i	Input current	0 ≤ V _{iN} ≤ 6.5V, Other inputs pins = 0V	-240		240	μA
I _{CC1(AV)}	Average supply current from V _{cc} , operating (Note 3, 4)	MH8M36-6			1624	mA
		MH8M36-7			1204	
I _{CC2(AV)}	Supply current from V _{cc} , stand-by		RAS = CAS = V _{iH} , output open		48	mA
			RAS = CAS ≥ V _{cc} - 0.5V		24	
I _{CC3(AV)}	Average supply current from V _{cc} , refreshing (Note 3)	MH8M36-5	RAS cycling, CAS = V _{iH}		2720	mA
		MH8M36-7	t _{rc} = min. output open		2360	
I _{CC4(AV)}	Average supply current from V _{cc} , Fast-Page-Mode (Note 3, 4)	MH8M36-5	RAS = V _{iL} , CAS cycling		904	mA
		MH8M36-7	t _{rc} = min. output open		764	
I _{CC5(AV)}	Average supply current from V _{cc} , CAS before RAS refresh mode (Note 3)	MH8M36-5	CAS before RAS refresh cycling		2600	mA
		MH8M36-7	t _{rc} = min. output open		2280	

Note 2. Current flowing into an IC is positive, out is negative.

3. I_{CC1(AV)}, I_{CC3(AV)}, I_{CC4(AV)} and I_{CC6(AV)} are dependent on cycle rate. Maximum current is measured the fastest cycle rate.4. I_{CC1(AV)} and I_{CC4(AV)} are dependent on output loading. Specified values are obtained with the output open.**CAPACITANCE** (T_a = 0~70°C, V_{cc} = 5V ± 10%, V_{ss} = 0V, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
C _{i(A)}	Input capacitance, address inputs	Vi = V _{ss} f = 1MHz Vi = 25mVrms			180	pF
C _{i(DQ)}	Data input/data output capacitance				40	pF
C _{i(W)}	Input capacitance, write control input				240	pF
C _{i(RAS)}	Input capacitance, RAS input				70	pF
C _{i(CAS)}	Input capacitance, CAS input				70	pF

MH8M36AJ
MH8M36NAJ

FAST PAGE MODE 301989888-BIT

(8388608-WORD BY 36-BIT) DYNAMIC RAM

SWITCHING CHARACTERISTICS ($T_a = 0 \sim 70^\circ C$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, unless otherwise noted) (Notes 5, 12, 13)

Symbol	Parameter	Limits				Unit	
		MH8M36-6		MH8M36-7			
		Min	Max	Min	Max		
t _{CAC}	Access time from CAS	(Note 6, 7)		15		20 ns	
t _{RAC}	Access time from RAS	(Note 6, 8)		60		70 ns	
t _{AA}	Column address access time	(Note 6, 9)		30		35 ns	
t _{CPA}	Access time from CAS precharge	(Note 6, 10)		35		40 ns	
t _{CLZ}	Output low impedance time from CAS low	(Note 6)	5		5	ns	
t _{OFF}	Output disable time after CAS high	(Note 11)	0	15	0	20 ns	

Note 5. An initial pause of 500μs is required after power-up followed by a minimum of eight initialization cycles (any combination of cycles containing a RAS clock such as RAS-only refresh).

Note the RAS may be cycled during the initial pause. And any 8 RAS or RAS/CAS cycles are required after prolonged periods (greater than 64ms) of RAS inactivity before proper device operation is achieved.

6. Measured with a load circuit equivalent to 2TTL loads and 100pF.

7. Assumes that t_{RCD} ≥ t_{RCD(max)} and t_{AASC} ≥ t_{AASC(max)}.

8. Assumes that t_{RCD} ≤ t_{RCD(max)} and t_{TRAD} ≤ t_{TRAD(max)}. If t_{RCD} or t_{TRAD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by amount that t_{RCD} or t_{TRAD} exceeds the value shown.

9. Assumes that t_{TRAD} ≥ t_{TRAD(max)} and t_{AASC} ≤ t_{AASC(max)}.

10. Assumes that t_{CP} ≤ t_{CP(max)} and t_{AASC} ≥ t_{AASC(max)}.

11. t_{OFF(max)} defines the time at which the output achieves the high impedance state ($|I_{OUT}| \leq | \pm 20 \mu A |$) and is not reference to V_{DH(min)} or V_{OL(max)}.

TIMING REQUIREMENTS (For Read, Early Write, Fast-Page Mode Cycles)

($T_a = 0 \sim 70^\circ C$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, unless otherwise noted) (Notes 12, 13)

Symbol	Parameter	Limits				Unit	
		MH8M36-6		MH8M36-7			
		Min	Max	Min	Max		
t _{REF}	Refresh cycle time			32		32 ms	
t _R	RAS high pulse width		40		50	ns	
t _{RCD}	Delay time, RAS low to CAS low	(Note 14)	20	45	20	50 ns	
t _{CRP}	Delay time, CAS high to RAS low		10		10	ns	
t _{RPC}	Delay time, RAS high to CAS low		0		0	ns	
t _{CPN}	CAS high pulse width		10		10	ns	
t _{TRAD}	Column address delay time from RAS low	(Note 15)	15	30	15	35 ns	
t _{ASR}	Row address setup time before RAS low		0		0	ns	
t _{AASC}	Column address setup time before CAS low	(Note 16)	0	10	0	10 ns	
t _{RAH}	Row address hold time after RAS low		10		10	ns	
t _{CAH}	Column address hold time after CAS low		15		15	ns	
t _T	Transition time	(Note 17)	1	50	1	50 ns	

Note 12. The timing requirements are assumed $t_T = 5\text{ns}$.

13. VIH(min) and VIL(max) are reference levels for measuring timing of input signals.

14. t_{RCD(max)} is specified as a reference point only. If t_{RCD} is less than t_{RCD(max)}, access time is t_{RAC}. If t_{RCD} is greater than t_{RCD(max)}, access time is controlled exclusively by t_{CAC} or t_{AA}. t_{RCD(min)} is specified as t_{RCD(min)} = t_{RAH(min)} + 2t_T + t_{AASC(min)}.

15. t_{TRAD(max)} is specified as a reference point only. If t_{TRAD} ≥ t_{TRAD(max)} and t_{AASC} ≤ t_{AASC(max)}, access time is controlled exclusively by t_{AA}.

16. t_{AASC(max)} is specified as a reference point only. If t_{RCD} ≥ t_{RCD(max)} and t_{AASC} ≥ t_{AASC(max)}, access time is controlled exclusively by t_{CAC}.

17. t_T is measured between VIH(min) and VIL(max).

MH8M36AJ
MH8M36NAJ
FAST PAGE MODE 301989888-BIT
(8388608-WORD BY 36-BIT) DYNAMIC RAM
Read and Refresh Cycles

Symbol	Parameter	Limits				Unit	
		MH8M36-6		MH8M36-7			
		Min	Max	Min	Max		
tRC	Read cycle time	110		130		ns	
tRAS	RAS low pulse width	60	10000	70	10000	ns	
tCAS	CAS low pulse width	15	10000	20	10000	ns	
tCS-	CAS hold time after RAS low	60		70		ns	
tRS-	RAS hold time after CAS low	15		20		ns	
tRCS	Read setup time before CAS low	0		0		ns	
tRC-	Read hold time after CAS high	(Note 18)	0	0		ns	
tRR-	Read hold time after RAS high	(Note 18)	10	10		ns	
tRA	Column address to RAS hold time	30		35		ns	

Note 18 Either tRCH or tRAH must be satisfied for a read cycle.

Write Cycle (Early Write Cycles)

Symbol	Parameter	Limits				Unit	
		MH8M36-6		MH8M36-7			
		Min	Max	Min	Max		
tWC	Write cycle time	110		130		ns	
tRAS	RAS low pulse width	60	10000	70	10000	ns	
tCAS	CAS low pulse width	15	10000	20	10000	ns	
tCS-	CAS hold time after RAS low	60		70		ns	
tRS-	RAS hold time after CAS low	15		20		ns	
twCS	Write setup time before CAS low	(Note 19)	0	0		ns	
twCH	Write hold time after CAS low	10		10		ns	
tcWL	CAS hold time after W low	15		20		ns	
trWL	RAS hold time after W low	15		20		ns	
tWF	Write pulse width	10		10		ns	
tDS	Data setup time before CAS low or W low	0		0		ns	
tDH	Data hold time after CAS low or W low	10		15		ns	

Note 19 If twCS ≥ twCS(min) the cycle is an early write cycle and the DQ pins will remain high impedance throughout the entire cycle.

Fast-Page Mode Cycle (Read, Early Write Cycles) (Note 20)

Symbol	Parameter	Limits				Unit	
		MH8M36-6		MH8M36-7			
		Min	Max	Min	Max		
tpC	Fast page mode read/write cycle time	40		45		ns	
tpRW/C	Fast page mode read write cycle time	85		90		ns	
tRAS	RAS low pulse width for read write cycle	(Note 21)	100	125000	115	125000	
tCP	CAS high pulse width	(Note 22)	10	15	10	15	
tCP1H	RAS hold time after CAS precharge		35		40	ns	


Note 20 All previously specified timing requirements and switching characteristics are applicable to their respective fast page mode cycle.
21 tRAS(min) is specified as two cycles of CAS input are performed.

22 tCP(max) is specified as a reference point only.

CAS before RAS Refresh Cycle (Note 23)

Symbol	Parameter	Limits				Unit	
		MH8M36-6		MH8M36-7			
		Min	Max	Min	Max		
tCSR	CAS setup time before RAS low	10		10		ns	
tCHA	CAS hold time after RAS low	10		15		ns	
tRSR	Read setup time before RAS low	10		10		ns	
tRHR	Read hold time after RAS low	10		15		ns	

Note 23 Eight or more CAS before RAS cycles instead of eight RAS cycles are necessary for proper operation of CAS before RAS refresh mode.

MH8M36AJ
MH8M36NAJ
FAST PAGE MODE 301989888-BIT
(8388608-WORD BY 36-BIT) DYNAMIC RAM
Timing Diagrams (Note 24)**Read Cycle**


Note 24






Indicates the don't care input.

 $V_{IH(min)} \leq V_{IN} \leq V_{IH(max)}$ or $V_{IL(min)} \leq V_{IN} \leq V_{IL(max)}$ 

Indicates the invalid output.

MH8M36AJ
MH8M36NAJ
FAST PAGE MODE 301989888-BIT
(8388608-WORD BY 36-BIT) DYNAMIC RAM
Write Cycle (Early write)

MH8M36AJ
MH8M36NAJ
FAST PAGE MODE 301989888-BIT
(8388608-WORD BY 36-BIT) DYNAMIC RAM
RAS-only-Refresh Cycle**CAS before RAS Refresh Cycle**


MH8M36AJ
MH8M36NAJ
FAST PAGE MODE 301989888-BIT
(8388608-WORD BY 36-BIT) DYNAMIC RAM
Fast-Page-Mode Read Cycle

MH8M36AJ

MH8M36NAJ

**FAST PAGE MODE 301989888-BIT
(8388608-WORD BY 36-BIT) DYNAMIC RAM**

Fast-Page-Mode Write Cycle (Early Write)



MH8M36AJ
MH8M36NAJ
FAST PAGE MODE 301989888-BIT
(8388608-WORD BY 36-BIT) DYNAMIC RAM
Hidden Refresh Cycle (Read)