

65536-BIT (8192-WORD BY 8-BIT) CMOS STATIC RAM

65536-BIT (8192-WORD BY 8-BIT) CMOS STATIC RAM

A read cycle is executed by setting $\overline{W}$ at a high level and $\overline{OE}$ at a low level while $\overline{S_1}$ and S_2 are in an active state ($\overline{S_1} = L, S_2 = H$)

When setting $\overline{S_1}$ at a high level, the chip is in a non-selectable mode in which both reading and writing are disabled. In this mode, the output stage is in a high-impedance state, allowing OR-tie with other chips and memory expansion by $\overline{S_1}$. The power supply current is reduced as low as the stand-by current which is specified as I_{CC2} or I_{CC3} .

FUNCTION TABLE

$\overline{S_1}$	S_2	$\overline{W}$	$\overline{OE}$	Mode	DO	I _{CC}
L	L	X	X	Non selection	high-impedance	Active
H	X	X	X	Non selection	high-impedance	Standby
L	H	L	X	Write	D _{IN}	Active
L	H	H	L	Read	D _{OUT}	Active
L	H	H	H		high-impedance	Active

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Rating	Unit
V _{CC}	Supply voltage	With respect to GND	-0.3 ~ 7	V
V _I	Input voltage		-0.3 ~ V _{CC} +0.3	V
V _O	Output voltage		0 ~ V _{CC}	V
P _d	Power dissipation	T _a =25°C	1000	mW
T _{opr}	Operating temperature		-10 ~ 85	°C
T _{stg}	Storage temperature		-65 ~ 150	°C

DC ELECTRICAL CHARACTERISTICS (T_a=0 ~ 70°C, V_{CC}=5V ± 10%, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V _{IH}	High input voltage		2.2		V _{CC} +0.3	V
V _{IL}	Low input voltage		-0.3		0.8	V
V _{OH}	High output voltage	I _{OH} = -4mA	2.4			V
V _{OL}	Low output voltage	I _{OL} = 8mA			0.4	V
I _I	Input current	V _I = 0 ~ V _{CC}			±1	μA
I _{OZH}	High level output current in off-state	$\overline{S_1} = V_{IH}$ or $S_2 = V_{IL}$ or $\overline{OE} = V_{IH}$			1	μA
I _{OZL}	Low level output current in off-state	V _{I/O} = 0 ~ V _{CC}			-1	μA
I _{CC1}	Active supply current	$\overline{S_1} = V_{IL}$ or $S_2 = V_{IH}$ Output open Other inputs = V _{IH}			120	mA
I _{CC2}	Stand-by supply current	$S_2 = V_{IL}, \overline{S_1} = V_{IH}$, Other inputs = 0 ~ V _{CC}			25	mA
I _{CC3}	Stand-by supply current	$\overline{S_1} \geq V_{CC} - 0.2V$ Other inputs $\leq 0.2V$ or V _{CC} - 0.2V			2	mA
C _I	Output capacitance (T _a =25°C)	$\overline{S_1}, S_2, \overline{OE}, \overline{W}$			7	pF
		A ₀ ~ A ₁₂			6	
C _O	Output capacitance (T _a =25°C)	V _I =GND, V _I =25mVrms, f=1MHz			8	pF

Note 1. Direction for current flowing into IC is indicated as positive (no mark)

2. Typical value is V_{CC}=5V, T_a=25°C

65536-BIT (8192-WORD BY 8-BIT) CMOS STATIC RAM

SWITCHING CHARACTERISTICS ($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, unless otherwise noted)

Read cycle

Symbol	Parameter	Limits									Unit
		M5M5178-35			M5M5178-45			M5M5178-55			
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
t _{CR}	Read cycle time	35			45			55			ns
t _a (A)	Address access time			35			45			55	ns
t _a (S1)	Chip select 1 access time			35			45			55	ns
t _a (S2)	Chip select 2 access time			20			25			30	ns
t _a (OE)	Output enable access time			15			20			25	ns
t _{dis} (S1)	Output disable time after S ₁ high			20			25			35	ns
t _{dis} (S2)	Output disable time after S ₂ low			20			25			35	ns
t _{dis} (OE)	Output disable time after OE high			20			25			35	ns
t _{en} (S1)	Output enable time after S ₁ low	5			5			5			ns
t _{en} (S2)	Output enable time after S ₂ high	3			3			3			ns
t _{en} (OE)	Output enable time after OE low	3			3			3			ns
t _V (A)	Data valid time after address change	3			3			3			ns

TIMING REQUIREMENTS ($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, unless otherwise noted)


Write cycle

Symbol	Parameter	Limits									Unit
		M5M5178-35			M5M5178-45			M5M5178-55			
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
t _{CW}	Write cycle time	35			45			55			ns
t _{W(W)}	Write pulse width	20			25			30			ns
t _{SU(A)}	Address set up time	0			0			0			ns
t _{SU(S1)}	Chip select 1 set up time	30			40			45			ns
t _{SU(S2)}	Chip select 2 set up time	20			25			30			ns
t _{SU(D)}	Data set up time	17			20			30			ns
t _{H(D)}	Data hold time	0			0			0			ns
t _{REC(W)}	Write recovery time	3			3			3			ns
t _{DIS(W)}	Output disable time after $\overline{W}$ low			20			20			20	ns
t _{DIS(OE)}	Output disable time after $\overline{OE}$ high			15			25			25	ns
t _{EN(W)}	Output enable time after $\overline{W}$ high	0			0			0			ns
t _{EN(OE)}	Output enable time after $\overline{OE}$ low	3			3			3			ns


65536-BIT (8192-WORD BY 8-BIT) CMOS STATIC RAM

TIMING DIAGRAM

Read cycle




Write cycle ($\overline{W}$ control)



65536-BIT (8192-WORD BY 8-BIT) CMOS STATIC RAM

Write cycle ($\overline{S}$ control)



CONDITIONS

Input pulse levels 0 to 3V
 Input rise and fall time 5ns
 Input timing reference level 1.5V
 Output timing reference level 0.8V ~ 2V
 Output loads Fig. 1, Fig. 2




Fig. 1 Output load




Fig. 2 Output load for t_{on} t_{dis}

- Note 4: Hatching indicates the state is don't care.
 Note 5: Writing is executed while S_2 high overlaps $\overline{S_1}$ and $\overline{W}$ low.
 Note 6: If $\overline{W}$ goes low simultaneously with or prior to $\overline{S_1}$ low or S_2 high, the output remains in the high-impedance state.
 Note 7: Don't apply inverted phase signal externally when DQ pin is in output mode.