

ACT™ 3 Field Programmable Gate Arrays

Features

- Highly Predictable Performance with 100% Automatic Placement and Routing
- 7.5 ns Clock-to-Output Times
- Up to 167 MHz On-Chip Performance
- Up to 228 User-Programmable I/O Pins
- Four Fast, Low-Skew Clock Networks
- More Than 500 Macro Functions
- Up to 10,000 Gate Array Equivalent Gates (up to 25,000 equivalent PLD Gates)
- Replaces up to 250 TTL Packages
- Replaces up to 100 20-pin PAL® Packages
- Up to 1153 Dedicated Flip-Flops
- I/O Drive to 12 mA
- VQFP, TQFP, BGA, and CQFP Packages
- Nonvolatile, User Programmable
- Low-power 0.8 µm CMOS Technology
- Fully Tested Prior to Shipment

Description

The ACT 3 family, based on Actel's proprietary PLICE[®] antifuse technology and 0.8-micron double-metal, double-poly CMOS process, offers a high-performance programmable solution capable of 167 MHz on-chip performance and 7.5 nanosecond clock-to-output speeds. The ACT 3 family spans capacities from 1,500 to 10,000 gate array equivalent gates (up to 25,000 PLD gates), and offers very high pin-to-gate ratios, with up to 228 user I/Os for 10,000 gate designs.

Predictable Performance* (Worst-Case Commercial)
Accumulators (16-bit)	52–55 MHz
Loadable Counters (16-bit) 85–98 MHz
Prescaled Loadable Count	ters (16-bit) 147-167 MHz
Shift Registers	167–167 MHz
*See page 5 for further details.	

Product Family Profile

Device	A1415A	A1425A	A1440A	A1460A	A14100A
Capacity					
Gate Array Equivalent Gates	1,500	2,500	4,000	6,000	10,000
PLD Equivalent Gates	3,750	6,250	10,000	15,000	25,000
TTL Equivalent Packages (40 gates)	40	60	100	150	250
20-Pin PAL Equivalent Packages (100 gates)	15	25	40	60	100
Logic Modules	200	310	564	848	1,377
S-Module	104	160	288	432	697
C-Module	96	150	276	416	680
Dedicated Flip-Flops ¹	264	360	568	768	1,153
User I/Os (maximum)	80	100	140	168	228
Packages ² (by pin count)				_	
CPGA	100	133	175	207	257
PLCC	84	84	84		
PQFP	100	100, 160	160	160, 208	208
VQFP	100	100	100	·	_
TQFP	_		176	176	_
BGA				225	313
CQFP	_	132	_	196	256
Performance ³ (maximum, worst-case commercial)					
Chip-to-Chip ⁴	111 MHz	111 MHz	100 MHz	95 MHz	81 MHz
Accumulators (16-bit)	55 MHz	55 MHz	55 MHz	52 MHz	53 MHz
Loadable Counter (16-bit)	98 MHz	98 MHz	98 MHz	99 MHz	91 MHz
Prescaled Loadable Counters (16-bit)	167 MHz	167 MHz	167 MHz	133 MHz	120 MHz
Datapath, Shift Registers	167 MHz	167 MHz	167 MHz	133 MHz	120 MHz
Clock-to-Output (pad-to-pad)	7.5 ns	7.5 ns	8.5 ns	9.0 ns	10.5 ns
CMOS Process	0.8 µm	0.8 μm	0.8 μm	0.8 µm	0.8 μm

- 1. One flip-flop per S-Module, two flip-flops per I/O-Module.
- 2. See product plan on page 1-84 for package availability.
- 3. Based on A1415A-2, A1425A-2, A1440A-2, A1460A-2, and A14100A-1.
- 4. Clock-to-Output + Setup





The ACT 3 family represents the third generation of Actel Field Programmable Gate Arrays (FPGAs). The family improves on the proven ACT 2 family two-module architecture, consisting of combinatorial and sequential-combinatorial logic modules. The ACT 3 family offers registered I/O modules delivering 9 ns clock-to-out times. The devices contain four clock distribution networks, including dedicated array and I/O clocks, supporting very fast synchronous and asynchronous designs. In addition, routed clocks can be used to drive high fanout signals like resets or output enables, reducing buffering requirements.

The ACT 3 family is supported by the Designer and Designer Advantage systems, which offers automatic or fixed pin assignment, automatic placement and routing with optional manual placement, timing analysis, user programming, and diagnostic probe capabilities. The system is supported on the following platforms: 386/486TM PC, Sun Microsystems, and HPTM


workstations. The software provides CAE interfaces to Cadence, Mentor Graphics[®], OrCADTM and Viewlogic[®] design environments. Additional platforms and CAE interfaces are supported through Actel's Industry Alliance Program, including the CAD/CAM Group, DATA I/O[®] (ABELTM FPGA), DAZIX, and MINC.

With the introduction of ACT 3, Actel extends its line of programmable devices. The ACT 1 family offers up to 2,000 gate array equivalent gates (to 6,000 PLD equivalent gates) at industry leading price-to-gate ratios. The ACT 2 family advances this price leadership into higher speed, higher I/O applications requiring 2,500 to 8,000 gate array equivalent gates (to 20,000 PLD equivalent gates). The ACT 3 family offers very high speed with very high I/O-to-gate ratios for designs requiring from less than 1,500 to 10,000 gate array equivalent gates (to 25,000 PLD equivalent gates).





Chip-to-Chip Performance



		Chip-to-Chip (Worst-Case	Performance Commercial)		
	t _{CKHS}	t _{TRACE}	^t insu	Total	MHz
A1425A-2	7.5	1.0	1.5	10.0 ns	100
A1460A-2	9.0	1.0	1.5	11.5 ns	87



ACT 3 PREP Performance Examples

The ACT 3 family offers very high system performance. Typical application design building blocks have been developed and implemented to estimate and report ACT 3 system performance. These building blocks have been routed in multiple instances, replicated to fill a device in a step and repeat fashion. The average, minimum, and maximum performances were then determined, giving a realistic estimate of achievable performance. ACT 3 performance is very predictable, as observed by the small spread between maximum and minimum performance. The step and repeat methodology is illustrated in Figure 1.

16-bit Shift Registers

The 16-bit Shift Register Example is a parallel loadable shift register with clear, shift enable, serial in, and serial out. It is replicated by connecting parallel data in to parallel data out, and serial data in to serial data out.

16-bit Prescaled Counters

The 16-bit Prescaled Counter Example is a very high-speed loadable counter optimized for counting. The load requires multiple clock cycles (four), but counting and holding occur at the full clock rate. This counter is ideal for address generation and high-speed timing applications. It is replicated by connecting data inputs to data outputs.

16-bit Non-Prescaled Counters

The Non-Prescaled 16-bit Counter Example is the more traditional 16-bit loadable counter, where loading, counting, and hold all occur at the same clock rate. It is replicated by connecting inputs to counter outputs.


16-bit Accumulators

The 16-bit Accumulator adds a 16-bit number to the previous output value. It is replicated by connecting the data output to the data input.

Performance Results

These designs were completed using Actel's 100% automatic place and route software. No manual placement or routing was used when completing these designs. The performance measurements reflect worst-case commercial conditions.

Table 1 below presents the performance results for each design in minimum, maximum, and average measurements. The table also shows the number of design iterations completed within the device. Notice the tight distribution between minimum and maximum performance, in all cases within 1 ns, and in all cases automatic place and route was used exclusively.




- · Step and Repeat Methodology
- Fully Utilized Device
- 100% Automatic Placement and Routing
- No Manual Placement or Routing

Figure 1. Layout of Performance Examples

Table 1. A1425A-2 Performance Results: Worst-Case Commercial Conditions

Dealer	iterations		Performance		
Design	Relations	Maximum	Minimum	Average	
Datapath	10	167 MHz	152 MHz	164 MHz	
16-bit Prescaled Counters	4	167 MHz	147 MHz	160 MHz	
16-bit Loadable Counters	6	98 MHz	85 MHz	93 MHz	
16-bit Accumulators	3	55 MHz	52 MHz	54 MHz	

Ordering Information





Product Plan¹

	Sį	oeed Grad	e*			pplication	on	
	Std	-1	-2		1	M	В	E
A1415A Device								
84-pin Plastic Leaded Chip Carrier (PLCC)			~					
100-pin Plastic Quad Flatpack (PQFP)	/	/	V	~	~			_
100-pin Very Thin Quad Flatpack (VQFP)	Р	P	Р	P				_
100-pin Ceramic Pin Grid Array (CPGA)	•	~	~	~	_		_	_
A1425A Device								
84-pin Plastic Leaded Chip Carrier (PLCC)			~					
100-pin Plastic Quad Flatpack (PQFP)	V	~	V	/	~	_	_	
100-pin Very Thin Quad Flatpack (VQFP)	Р	Р	Р	P	_	_	_	
132-pin Ceramic Quad Flatpack (CQFP)	Р	_		P	_	Р	P	_
133-pin Ceramic Pin Grid Array (CPGA)	V	~	~	/	_	P	P	
160-pin Plastic Quad Flatpack (PQFP)	~	✓	~	V	•	<u>.</u>	<u>.</u>	_
A1440A Device	_							
84-pin Plastic Leaded Chip Carrier (PLCC)	P	P	P	- Р	Р			
100-pin Very Thin Quad Flatpack (VQFP)	P	Р	P	P			_	
160-pin Plastic Quad Flatpack (PQFP)	V	~	~	/	~	_	_	_
176-pin Thin Quad Flatpack (TQFP)	Р	Р	Р	P				
177-pin Ceramic Pin Grid Array (CPGA)	V	1	1	V	_	_	_	_
A1460A Device								
160-pin Plastic Quad Flatpack (PQFP)	P	P	P	P				
176-pin Thin Quad Flatpack (TQFP)	Р	Р	Р	P				_
196-pin Ceramic Quad Flatpack (CQFP)	P			P		Р	Р	_
207-pin Ceramic Pin Grid Array (CPGA)	V	~	V	✓		P	P	_
208-pin Plastic Quad Flatpack (PQFP)	•	/	~	/	~	<u>. </u>	<u>.</u>	
225-pin Platic Ball Grid Array (BGA)	P	P	Р	P	_	_		
A14100A Device								
208-pin Plastic Quad Flatpack (PQFP)	Р	Р	Р	Р	P			
257-pin Ceramic Pin Grid Array (CPGA)	~	Р	Р	P		Р	P	
208-pin Plastic Ball Grid Array (BGA)	Р	Р	Р	P	Р	_	<u>.</u>	
pplications: C = Commercial Availability I = Industrial		Available Planned		* Speed Grade:		% faster t % faster t		

- = Not Planned

M = Military
B = MIL-STD-883

Note:

Availability as of April 1994. Please consult Actel Representatives for current availability.

Plastic Device Resources

		_							User	· I/Os			
			PLCC		PQFP		VQFP	TQFP	В	GA			
Device Series	Logic Modules	Gates	84-pin	100-pin	160-pln	208-pin	100-pin	176-pin	225-pin	313-pin			
A1415A	200	1500	70	80		-	80		_				
A1425A	310	2500	70	80	100		80	_	_	_			
A1440A	564	4000	70	_	131		80	140	_				
A1460A	848	6000			131	167		TBD	168	_			
A14100A	1377	10000			_	175	_	_		228			

Hermetic Device Resources

						User	I/Os			
					CPGA				CQFP	
Device Series	Logic Modules	Gates	100-pin	133-pin	175-pin	207-pin	257-pin	132-pin	196-pin	256-pln
A1415A	200	1500	80	_		_			_	_
A1425A	310	2500	_	100		-	_	100	_	_
A1440A	564	4000		_	140		_	-	_	
A1460A	848	6000				168	_	_	168	
A14100A	1377	10000		_			228	_		228



Pin Description

CLKA Clock A (input)

TTL Clock input for clock distribution networks. The Clock input is buffered prior to clocking the logic modules. This pin can also be used as an I/O.

CLKB Clock B (Input)

TTL Clock input for clock distribution networks. The Clock input is buffered prior to clocking the logic modules. This pin can also be used as an I/O.

DCLK Diagnostic Clock (Input)

TTL Clock input for diagnostic probe and device programming. DCLK is active when the MODE pin is HIGH. This pin functions as an I/O when the MODE pin is LOW.

GND Ground

LOW supply voltage.

HCLK Dedicated (Hard-wired) Array Clock (Input)

TTL Clock input for sequential modules. This input is directly wired to each S-Module and offers clock speeds independent of the number of S-Modules being driven. This pin can also be used as an I/O.

I/O Input/Output (input, Output)

The I/O pin functions as an input, output, three-state, or bidirectional buffer. Input and output levels are compatible with standard TTL and CMOS specifications. Unused I/O pins are automatically driven LOW by the ALS software.

IOCLK Dedicated (Hard-wired) I/O Clock (Input)

TTL Clock input for I/O modules. This input is directly wired to each I/O module and offers clock speeds independent of the number of I/O modules being driven. This pin can also be used as an I/O.

IOPCL Dedicated (Hard-wired) I/O Preset/Clear (Input)

TTL input for I/O preset or clear. This global input is directly wired to the preset and clear inputs of all I/O registers. This pin functions as an I/O when no I/O preset or clear macros are used.

MODE Mode (Input)

The MODE pin controls the use of diagnostic pins (DCLK, PRA, PRB, SDI). When the MODE pin is HIGH, the special functions are active. When the MODE pin is LOW, the pins function as I/Os.

NC No Connection

This pin is not connected to circuitry within the device.

PRA Probe A (Output)

The Probe A pin is used to output data from any user-defined design node within the device. This independent diagnostic pin can be used in conjunction with the Probe B pin to allow real-time diagnostic output of any signal path within the device. The Probe A pin can be used as a user-defined I/O when debugging has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality. PRA is accessible when the MODE pin is HIGH. This pin functions as an I/O when the MODE pin is LOW.

PRB Probe B (Output)

The Probe B pin is used to output data from any user-defined design node within the device. This independent diagnostic pin can be used in conjunction with the Probe A pin to allow real-time diagnostic output of any signal path within the device. The Probe B pin can be used as a user-defined I/O when debugging has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality. PRB is accessible when the MODE pin is HIGH. This pin functions as an I/O when the MODE pin is LOW.

SDI Serial Data Input (Input)

Serial data input for diagnostic probe and device programming. SDI is active when the MODE pin is HIGH. This pin functions as an I/O when the MODE pin is LOW.

V_{CC} 5 V Supply Voltage

HIGH supply voltage.

V_{KS} Programming Voltage

Supply voltage used for device programming. This pin must be connected to GND during normal operation.

V_{PP} Programming Voltage

Supply voltage used for device programming. This pin must be connected to V_{CC} during normal operation.

V_{SV} Programming Voltage

Supply voltage used for device programming. This pin must be connected to $V_{\rm CC}$ during normal operation.

Architecture

This section of the data sheet is meant to familiarize the user with the architecture of the ACT 3 family of FPGA devices. A generic description of the family will be presented first, followed by a detailed description of the logic blocks, the routing structure, the antifuses, and the special function circuits. The on-chip circuitry required to program the devices is not covered.

Topology

The ACT 3 family architecture is composed of six key elements: Logic modules, I/O modules, I/O Pad Drivers, Routing Tracks, Clock Networks, and Programming and Test Circuits. The basic structure is similar for all devices in the family, differing only in the number of rows, columns, and I/Os. The array itself consists of alternating rows of modules and channels. The logic modules and channels are in the center of the array; the I/O modules are located along the array periphery. A simplified floor plan is depicted in Figure 2.

Logic Modules

ACT 3 logic modules are enhanced versions of the ACT 2 family logic modules. As in the ACT 2 family, there are two types of modules: C-modules and S-modules. The C-module is functionally equivalent to the ACT 2 C-module and implements high fanin combinatorial macros, such as 5-input AND, 5-input OR, and so on. It is available for use as the CM8 hard macro. The S-module is designed to implement high-speed sequential functions within a single module. S-modules consist of a full C-module driving a flip-flop, which allows an additional level of logic to be implemented without additional propagation delay. It is available for use as the DFM8A/B and DLM8A/B hard macros. C-modules and S-modules are arranged in pairs called modulepairs. Module-pairs are arranged in alternating patterns and make up the bulk of the array. This arrangement allows the placement software to support two-module macros of four types (CC, CS, SC, and SS). The C-module implements the following function:

Y = !S1 * !S0 * D00 * !S1 * S0 + D01 * S1 * !S0 * D10 + S1 * S0 * D11

where: S0 = A0 * B0 and S1 = A1 + B1

An Array with n rows and m columns




Figure 2. Generalized Floor Plan of ACT 3 Device



The S-module contains a full implementation of the C-module plus a clearable sequential element that can either implement a latch or flip-flop function. The S-module can therefore implement any function implemented by the C-module. This allows complex combinatorial-sequential functions to be implemented with no delay penalty. The Action Logic System will automatically combine any C-module macro driving an S-module macro into the S-module, thereby freeing up a logic module and eliminating a module delay.




Figure 3. C-Module Diagram

The clear input CLR is accessible from the routing channel. In addition, the clock input may be connected to one of three clock networks: CLK0, CLK1, or HCLK. The C-module and S-module functional descriptions are shown in Figures 3 and 4. The clock selection multiplexor selects the clock input to the S-module.

VOs

I/O Modules

I/O modules provide an interface between the array and the I/O Pad Drivers. I/O modules are located in the array and access the routing channels in a similar fashion to logic modules. There are two types of I/O modules: side and top/bottom. The I/O module schematic is shown in Figure 5. UO1 and UO2 are inputs from the routing channel, one for the routing channel above and one for the routing channel below the module. The top/bottom I/O modules interact with only one channel and therefore have only one UO input. The signals DataIn and DataOut connect to the I/O pad driver. Each I/O module contains two D-type flip-flops. Each flip-flop is connected to the dedicated I/O clock (IOCLK). Each flip-flop can be bypassed by nonsequential I/Os. In addition, each flip-flop contains a data enable input that can be accessed from the routing channels (ODE and IDE). The asynchronous preset/clear input is driven by the dedicated preset/clear network (IOPCL). Either preset or clear can be selected individually on an I/O module by I/O module basis.

The I/O module output Y is used to bring Pad signals into the array or to feed the output register back into the array. This allows the output register to be used in high-speed state machine applications. Side I/O modules have a dedicated output segment for Y extending into the routing channels above and below




Figure 4. S-Module Diagram




Figure 5. Functional Diagram for I/O Module

(similar to logic modules). Top/Bottom I/O modules have no dedicated output segment. Signals coming into the chip from the top or bottom are routed using F-fuses and LVTs (F-fuses and LVTs are explained in detail in the routing section).

I/O Pad Drivers

All pad drivers are capable of being tristate. Each buffer connects to an associated I/O module with four signals: OE (Output Enable), IE (Input Enable), DataOut, and DataIn. Certain special signals used only during programming and test also connect to the pad drivers: OUTEN (global output enable), INEN (global input enable), and SLEW (individual slew selection). See Figure 6.

Special I/Os

The special I/Os are of two types: temporary and permanent. Temporary special I/Os are used during programming and testing. They function as normal I/Os when the MODE pin is inactive. Permanent special I/Os are user programmed as either normal I/Os or special I/Os. Their function does not change once the device has been programmed. The permanent special I/Os

consist of the array clock input buffers (CLKA and CLKB), the hard-wired array clock input buffer (HCLK), the hard-wired I/O clock input buffer (IOCLK), and the hard-wired I/O register preset/clear input buffer (IOPCL). Their function is determined by the I/O macros selected.

Clock Networks

The ACT 3 architecture contains four clock networks: two high-performance dedicated clock networks and two general purpose routed networks. The high-performance networks function up to 150 MHz, while the general purpose routed networks function up to 75 MHz.

Dedicated Clocks

Dedicated clock networks support high performance by providing sub-nanosecond skew and guaranteed performance. Dedicated clock networks contain no programming elements in the path from the I/O Pad Driver to the input of S-modules or I/O modules. There are two dedicated clock networks: one for the array registers (HCLK), and one for the I/O registers (IOCLK). The clock networks are accessed by special I/Os.






Figure 6. Function Diagram for I/O Pad Driver

Routed Clocks

The routed clock networks are referred to as CLK0 and CLK1. Each network is connected to a clock module (CLKMOD) that selects the source of the clock signal and may be driven as follows (see Figure 7):

- externally from the CLKA pad
- · externally from the CLKB pad
- · internally from the CLKINA input
- · internally from the CLKINB input

The clock modules are located in the top row of I/O modules. Clock drivers and a dedicated horizontal clock track are located in each horizontal routing channel. The function of the clock module is determined by the selection of clock macros from the macro library. The macro CLKBUF is used to connect one of the two external clock pins to a clock network, and the macro CLKINT is used to connect an internally generated clock signal to a clock network. Since both clock networks are identical, the user does not care whether CLK0 or CLK1 is being used. Routed clocks can also be used to drive high fanout nets like resets, output enables, or data enables. This saves logic modules and results in performance increases in some cases.

Routing Structure

The ACT 3 architecture uses vertical and horizontal routing tracks to connect the various logic and I/O modules. These routing

tracks are metal interconnects that may either be of continuous length or broken into segments. Segments can be joined together at the ends using antifuses to increase their lengths up to the full length of the track.

Horizontal Routing

Horizontal channels are located between the rows of modules and are composed of several routing tracks. The horizontal routing tracks within the channel are divided into one or more segments. The minimum horizontal segment length is the width of a module-pair, and the maximum horizontal segment length is the full length of the channel. Any segment that spans more than one-third the row length is considered a long horizontal segment. A typical channel is shown in Figure 8. Undedicated horizontal routing tracks are used to route signal nets. Dedicated routing tracks are used for the global clock networks and for power and ground tie-off tracks.

Vertical Routing

Other tracks run vertically through the modules. Vertical tracks are of three types: input, output, and long. Vertical tracks are also divided into one or more segments. Each segment in an input track is dedicated to the input of a particular module. Each segment in an output track is dedicated to the output of a particular module. Long segments are uncommitted and can be assigned during routing. Each output segment spans four channels (two above and two below), except near the top and bottom of the array where edge effects occur. LVTs contain either one or two segments. An example of vertical routing tracks and segments is shown in Figure 9.




Figure 7. Clock Networks

Antifuse Connections

An antifuse is a "normally open" structure as opposed to the normally closed fuse structure used in PROMs or PALs. The use of antifuses to implement a programmable logic device results in highly testable structures as well as an efficient programming architecture. The structure is highly testable because there are no preexisting connections; temporary connections can be made using pass transistors. These temporary connections can isolate individual antifuses to be programmed as well as isolate individual circuit structures to be tested. This can be done both before and after programming. For example, all metal tracks can be tested for continuity and shorts between adjacent tracks, and the functionality of all logic modules can be verified.

Four types of antifuse connections are used in the routing structure of the ACT 3 array. (The physical structure of the antifuse is identical in each case; only the usage differs.) Table 2 shows four types of antifuses.

Table 2. Antifuse Types

XF	Horizontal-to-Vertical Connection	
HF	Horizontal-to-Horizontal Connection	
VF	Vertical-to-Vertical Connection	
FF	"Fast" Vertical Connection	

Examples of all four types of connections are shown in Figure 8 and Figure 9.

Module Interface

Connections to Logic and I/O modules are made through vertical segments that connect to the module inputs and outputs. These vertical segments lie on vertical tracks that span the entire height of the array.

Module Input Connections

The tracks dedicated to module inputs are segmented by pass transistors in each module row. During normal user operation, the pass transistors are inactive, which isolates the inputs of a module from the inputs of the module directly above or below it. During certain test modes, the pass transistors are active to verify the continuity of the metal tracks. Vertical input segments span only the channel above or the channel below. The logic modules are arranged such that half of the inputs are connected to the channel above and half of the inputs to segments in the channel below as shown in Figure 10.

Module Output Connections

Module outputs have dedicated output segments. Output segments extend vertically two channels above and two channels below, except at the top or bottom of the array. Output segments twist, as shown in Figure 10, so that only four vertical tracks are required.




Figure 8. Horizontal Routing Tracks and Segments



LVT Connections

Outputs may also connect to nondedicated segments called Long Vertical Tracks (LVTs). Each module pair in the array shares four LVTs that span the length of the column. Any module in the column pair can connect to one of the LVTs in the column using an FF connection. The FF connection uses antifuses connected directly to the driver stage of the module output, bypassing the isolation transistor. FF antifuses are programmed at a higher current level than HF, VF, or XF antifuses to produce a lower resistance value.

Antifuse Connections

In general every intersection of a vertical segment and a horizontal segment contains an unprogrammed antifuse (XF-type). One exception is in the case of the clock networks.

Clock Connections

To minimize loading on the clock networks, a subset of inputs has antifuses on the clock tracks. Only a few of the C-module and S-module inputs can be connected to the clock networks. To further reduce loading on the clock network, only a subset of the horizontal routing tracks can connect to the clock inputs of the S-module.

Programming and Test Circuits

The array of logic and I/O modules is surrounded by test and programming circuits controlled by the temporary special I/O pins MODE, SDI, and DCLK. The function of these pins is similar to all ACT family devices. The ACT 3 family also includes support for two Actionprobe® circuits allowing complete observability of any logic or I/O module in the array using the temporary special I/O pins, PRA and PRB.





Figure 9. Vertical Routing Tracks and Segments





Absolute Maximum Ratings¹ Free air temperature range

Symbol	Parameter	Limits	Units
V _{CC}	DC Supply Voltage ²	-0.5 to +7.0	٧
V _I	Input Voltage	-0.5 to V _{CC} +0.5	٧
V _o	Output Voltage	-0.5 to V _{CC} +0.5	V
I _{IO}	I/O Source Sink Current ³	±20	mA
T _{STG}	Storage Temperature	-65 to +150	°C

Notes:

- Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Device should not be operated outside the Recommended Operating Conditions.
- 2. V_{PP} , $V_{SV} = V_{CC}$, except during device programming.
- 3. Device inputs are normally high impedance and draw extremely low current. However, when input voltage is greater than $V_{CC} + 0.5 \text{ V}$ or less than GND 0.5 V, the internal protection diodes will forward bias and can draw excessive current.

Recommended Operating Conditions

Parameter	Commercial	Industrial	Military	Units
Temperature Range ¹	0 to +70	-40 to +85	-55 to +125	°C
Power Supply Tolerance	±5	±10	±10	%V _{CC}

Note:

1. Ambient temperature (T_A) is used for commercial and industrial; case temperature (T_C) is used for military.

Electrical Specifications

Cumbal	Parameter	Test Condition	Con	mercial	Ind	lustriai	M	ilitary	Units
Symbol	rarai(ietei	rest Condition	Min.	Max.	Min.	Max.	Min.	Max.	Cilita
V _{OH} 1,2	HIGH Level Output	I _{OH} = -4 mA (CMOS)		-	3.7		3.7		٧
		I _{OH} = -6 mA (CMOS)	3.84						
		$I_{OH} = -10 \text{ mA (TTL)}^3$	2.40						٧
V _{OL} ^{1,2}	LOW Level Output	I _{OL} = +6 mA (CMOS)		0.33		0.4		0.4	V
		$I_{OL} = +12 \text{ mA (TTL)}^3$		0.50					٧
V _{IH}	HIGH Level input	TTL Inputs	2.0	V _{CC} + 0.3	2.0	V _{CC} + 0.3	2.0	V _{CC} + 0.3	٧
VIL	LOW Level Input	TTL Inputs	-0.3	0.8	-0.3	0.8	-0.3	0.8	٧
I _{IN}	Input Leakage	V _I = V _{CC} or GND	-10	+10	-10	+10	-10	+10	μА
loz	3-state Output Leakage	V _O = V _{CC} or GND	-10	+10	-10	+10	-10	+10	μА
C _{IO}	I/O Capacitance ^{3,4}			10		10		10	pF
I _{CC(S)}	Standby V _{CC} Supply Current	$V_1 = V_{CC}$ or GND,							
		l _O = 0 mA		2		10		20	mA
I _{CC(D)}	Dynamic V _{CC} Supply Current	See "Power Dissipatio	n" Secti	on					

- 1. Actel devices can drive and receive either CMOS or TTL signal levels. No assignment of I/Os as TTL or CMOS is required.
- 2. Tested one output at a time, $V_{CC} = min$.
- 3. Not tested, for information only.
- 4. $V_{OUT} = 0V$, f = 1 MHz.

Package Thermal Characteristics

The device junction to case thermal characteristic is θ jc, and the junction to ambient air characteristic is θ ja. The thermal characteristics for θ ja are shown with two different air flow rates.

Maximum junction temperature is 150°C.

A sample calculation of the absolute maximum power dissipation allowed for a CPGA 177-pin package at commercial temperature and still air is as follows:

Absolute Maximum Power Allowed =
$$\frac{\text{Max. junction temp. (°C)} - \text{Max. ambient temp. (°C)}}{\theta \text{ja. (°C/W)}} = \frac{150^{\circ}\text{C} - 70^{\circ}\text{C}}{18^{\circ}\text{C/W}} = 4.4 \text{ W}$$

Package Type	Pin Count	θ]с	θ ja Still Air	θja 300 ft/min	Units
Ceramic Pin Grid Array	100	8	35	17	°C/W
Ť	133	8	30	15	°C/W
	175	8	25	14	°C/W
	207	8	22	13	°C/W
	257	2	15	8	°C/W
Plastic Quad Flatpack ¹	100	13	55	47	°C/W
•	160	15	33	26	°C/W
	208	15	33	26	°C/W
Plastic Leaded Chip Carrier ²	84	15	44	38	°C/W
Very Thin Quad Flatpack	100		65	40	°C/W
Thin Quad Flatpack	176		50	35	°C/W
	132				°C/W
Ceramic Quad Flatpack	196		TBD		°C/W
	256				°C/W
Diantia Ball Crief Arrow	225		25	19	°C/W
Plastic Ball Grid Array	313		23	17	°C/W

Notes:

- 1. Maximum Power Dissipation for 160-pin PQFP package is 1.75 Watts, 208-pin PQFP package is 2.0 Watts, and 100-pin PQFP package is 1.0 Watt.
- 2. Maximum Power Dissipation for PLCC package is 1.5 Watts.

Power Dissipation

 $P = [I_{CC} + I_{active}] * V_{CC} + I_{OL} * V_{OL} * N + I_{OH} * (V_{CC} - V_{OH}) * M$ Where:

 I_{CC} is the current flowing when no inputs or outputs are changing.

Iactive is the current flowing due to CMOS switching.

IOI, IOH are TTL sink/source currents.

VOL, VOH are TTL level output voltages.

N equals the number of outputs driving TTL loads to VOL.

M equals the number of outputs driving TTL loads to VOH.

An accurate determination of N and M is problematical because their values depend on the design and on the system I/O. The power can be divided into two components: static and active.

Static Power

Static power dissipation is typically a small component of the overall power. From the values provided in the Electrical Specifications, the maximum static power (commercial) dissipation is:

1 mA x 5.25 V = 5.25 mW

The static power dissipation by TTL loads depends on the number of outputs that drive high or low and the DC lead current flowing. Again, this number is typically small. For instance, a 32-bit bus driving TTL loads will generate 42 mW with all outputs driving low or 140 mA with all outputs driving high. The actual dissipation will average somewhere between as I/Os switch states with time.

Active Time

The active power component in CMOS devices is frequency dependent and depends on the user's logic and the external I/O. Active power dissipation results from charging internal chip capacitance such as that associated with the interconnect tracks, unprogrammed antifuses, module inputs, and module outputs plus external capacitance due to PC board traces and load device inputs. An additional component of active power dissipation is due to totem-pole current in CMOS transistor pairs. The net effect can be associated with an equivalent capacitance that can be combined with frequency and voltage to represent active power dissipation.

Equivalent Capacitance

The power dissipated by a CMOS circuit can be expressed by Equation 1.

Power (
$$\mu$$
W) = C_{EQ} * V_{CC}² * f (1)



Where:

 $C_{\rm EQ}$ is the equivalent capacitance expressed in picofarads (pF).

V_{CC} is power supply in volts (V).

f is the switching frequency in megahertz (MHz).

Equivalent capacitance is calculated by measuring I_{active} at a specified frequency and voltage for each circuit component of interest. The results for ACT 3 devices are:

	CEQ (pF)
Modules	8.2
Input Buffers	1.5
Output Buffers	2.3
I/O Clock Buffer Loads	0.4
Dedicated Array Clock Buffer Loads	0.5
Routed Array Clock Buffer Loads	0.5 + fixed/device

To calculate the active power dissipated from the complete design, you must solve Equation 1 for each component. To do this, you must know the switching frequency of each part of the logic. The exact equation is a piece-wise linear summation over all components, as shown in Equation 2.

Power (
$$\mu$$
W) = [(m x 8.2 x f₁) + (n x 1.5 x f₂) + (p x (2.3 + C₁) x f₃) + (q x 0.5 x f₄) + ((r₁ + 0.5 r₂) x f₅) + (s x 0.4 x f₆)] x V_{CC}² (2

Where:

m = Number of logic modules switching at f_1

n = Number of input buffers switching at f2

p = Number of output buffers switching at f3

q =Number of clock loads on the dedicated array clock network

A1415A: q = 104A1425A: q = 160A1440A: q = 288A1460A: q = 432A14100A: q = 697

r₁ = Fixed capacitance due to routed array clock network

 $\begin{array}{lll} \text{A1415A:} & & r_1 = 60 \\ \text{A1425A:} & & r_1 = 75 \\ \text{A1440A:} & & r_1 = 105 \\ \text{A1460A:} & & r_1 = 145 \\ \text{A14100A:} & & r_1 = 195 \end{array}$

 r_2 = Number of clock loads on the routed array clock network

s = Number of clock loads on the dedicated I/O clock network

A1415A: s = 80A1425A: s = 100A1440A: s = 140A1460A: s = 168A14100A: s = 228

f₁ = Average logic module switching rate in MHz

f₂ = Average input buffer switching rate in MHz

f₃ = Average output buffer switching rate in MHz

f₄ = Average dedicated array clock rate in MHz

 f_5 = Average routed array clock rate in MHz

f₆ = Average dedicated I/O clock rate in MHz


C_L = Output load capacitance in pF

Determining Average Switching Frequency

To determine the switching frequency for a design, you must have a detailed understanding of the data input values to the circuit. The following rules are meant to represent worst-case scenarios so that they can be generally used to predict the upper limits of power dissipation. These rules are as follows:


Logic Modules (m) = 80% of modules Average module switching rate (f1) = F/10= # I/Os used/12 Inputs switching (n) Average input switching rate (f2) = F= # I/Os used/15 Outputs switching (p) = 35Output loading (C_I) Average output switching rate (f₃) = F/2Dedicated array clock loads (q) = fixed by device Average dedicated array switching = Frate (f₄) Routed array fixed capacitance (r₁) = fixed by device = 40% of sequential Routed array clock loads (r₂) modules Average routed array switching = F/2rate (f₅) I/O clock loads (s) = # I/Os used Average I/O switching rate (f₆)

ACT 3 Timing Model*



*Values shown for A1425A-2.

Output Buffer Delays






AC Test Loads

Load 1 (Used to measure propagation delay)


To the output under test

35 pF

Load 2 (Used to measure rising/falling edges)



Input Buffer Delays PAD INBUF Y In 1.5 V 1.5 V 0 V Out 50% GND Solve 50%




Sequential Module Timing Characteristics


 t_{INY}

t_{INY}


Flip-Flops



I/O Module: Sequential Input Timing Characteristics



I/O Module: Sequential Output Timing Characteristics





Predictable Performance: Tightest Delay Distributions

Propagation delay between logic modules depends on the resistive and capacitive loading of the routing tracks, the interconnect elements, and the module inputs being driven. Propagation delay increases as the length of routing tracks, the number of interconnect elements, or the number of inputs increases.

From a design perspective, the propagation delay can be statistically correlated or modeled by the fanout (number of loads) driven by a module. Higher fanout usually requires some paths to have longer lengths of routing track.

The ACT 3 family delivers the tightest fanout delay distribution of any FPGA. This tight distribution is achieved in two ways: by decreasing the delay of the interconnect elements and by decreasing the number of interconnect elements per path.

Actel's patented PLICE antifuse offers a very low resistive/capacitive interconnect. The ACT 3 family's antifuses, fabricated in 0.8 μ m lithography, offer nominal levels of 200 Ω resistance and 6 femtofarad (fF) capacitance per antifuse.

The ACT 3 famout distribution is also tighter than alternative devices due to the low number of antifuses required per interconnect path. The ACT 3 family's proprietary architecture limits the number of antifuses per path to only four, with 90% of interconnects using only two antifuses.

Table 3. Logic Module + Routing Delay, by fanout (ne)¹ (Worst-Case Commercial Conditions)

Family	FO=1	FO=2	FO=3	FO=4	FO=8
ACT 1	4.5	5.1	5.9	7.0	11.1
ACT 2	4.9	5.5	6.1	6.6	8.2
ACT 3	3.3	3.7	3.9	4.2	5.5

Note:

1. '-2' Speed Devices Specified

The ACT 3 family's tight fanout delay distribution offers an FPGA design environment in which fanout can be traded for the increased performance of reduced logic level designs. This also simplifies performance estimates when designing with ACT 3 devices.

Timing Characteristics

Timing characteristics for ACT 3 devices fall into three categories: family dependent, device dependent, and design dependent. The input and output buffer characteristics are common to all ACT 3 family members. Internal routing delays are device dependent. Design dependency means actual delays are not determined until after placement and routing of the user's design is complete. Delay values may then be determined by using the ALS Timer utility or performing simulation with post-layout delays.

Critical Nets and Typical Nets

Propagation delays are expressed only for typical nets, which are used for initial design performance evaluation. Critical net delays can then be applied to the most time-critical paths. Critical nets are determined by net property assignment prior to placement and routing. Up to 6% of the nets in a design may be designated as critical, while 90% of the nets in a design are typical.

Long Tracks

Some nets in the design use long tracks. Long tracks are special routing resources that span multiple rows, columns, or modules. Long tracks employ three and sometimes four antifuse connections. This increases capacitance and resistance, resulting in longer net delays for macros connected to long tracks. Typically up to 6% of nets in a fully utilized device require long tracks. Long tracks contribute approximately 4 ns to 14 ns delay. This additional delay is represented statistically in higher fanout (FO=8) routing delays in the data sheet specifications section.

Timing Derating

ACT 3 devices are manufactured in a CMOS process. Therefore, device performance varies according to temperature, voltage, and process variations. Minimum timing parameters reflect maximum operating voltage, minimum operating temperature, and best-case processing. Maximum timing parameters reflect minimum operating voltage, maximum operating temperature, and worst-case processing.


Timing Derating Factor, Temperature and Voltage


	Indu	strial	Mili	tary
	Minimum	Maximum	Minimum	Maximum
(Commercial Minimum/Maximum Specification) x	0.85	1.07	0.81	1.16

Timing Derating Factor for Designs at Typical Temperature ($T_J = 25^{\circ}$ C) and Voltage (5.0 V)

(Commercial Maximum Specification) x

0.87





Note:

This derating factor applies to all routing and propagation delays.



A1415A Timing Characteristics

(Worst-Case Commercial Conditions, $V_{CC} = 4.75 \text{ V}$, $T_J = 70^{\circ}\text{C}$)

			ninary nation		ninary nation		ninary nation	
Logic Modul	e Propagation Delays ¹	'Std' Speed		'-1' Speed		'–2' Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Units
t _{PD}	Internal Array Module		3.0		2.6		2.3	ns
t _{co}	Sequential Clock to Q		3.0		2.6		2.3	ns
t _{CLR}	Asynchronous Clear to Q		3.0		2.6		2.3	ns
Predicted Ro	outing Delays ²							
t _{RD1}	FO=1 Routing Delay		1.3		1.1		1.0	ns
t _{RD2}	FO=2 Routing Delay		1.8		1.6		1.4	ns
t _{RD3}	FO=3 Routing Delay		2.1		1.8		1.6	ns
t _{RD4}	FO=4 Routing Delay		2.5		2.2		1.9	ns
t _{RD8}	FO=8 Routing Delay		4.2		3.6		3.2	ns
Logic Modul	le Sequential Timing							
t _{sup}	Flip-Flop Data Input Setup	0.8		0.7		0.6		ns
t _{HD}	Flip-Flop Data Input Hold	0.0		0.0		0.0		ns
t _{SUD}	Latch Data Input Setup	0.8		0.7		0.6		ns
t _{HD}	Latch Data Input Hold	0.0		0.0		0.0		ns
t _{wasyn}	Asynchronous Pulse Width	3.8		3.2		2.9		ns
^t wclka	Flip-Flop Clock Pulse Width	3.8		3.2		2.9		ns
t _A	Flip-Flop Clock Input Period	8.0		6.8		6.0		ns
f _{MAX}	Flip-Flop Clock Frequency		125		150		167	MHz

For dual-module macros, use tpD + tpDi + tpDi

A1415A Timing Characteristics (continued)

(Worst-Case Commercial Conditions)

_			ninary nation		ninary nation		ninary nation	
VO Module I	nput Propagation Delays	'Std'	Speed	'-1' S	Speed	' –2' S	Speed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Units
t _{INY}	Input Data Pad to Y		4.2		3.6		3.2	ns
ЧСКҮ	Input Reg IOCLK Pad to Y		7.0		6.0		5.3	ns
t _{OCKY}	Output Reg IOCLK Pad to Y		7.0		6.0		5.3	ns
^t ICLRY	Input Asynchronous Clear to Y		7.0		6.0		5.3	ns
t _{OCLRY}	Output Asynchronous Clear to Y	_	7.0		6.0		5.3	ns
Predicted In	put Routing Delays ¹							
t _{IRD1}	FO=1 Routing Delay		1.3		1.1		1.0	ns
t _{IRD2}	FO=2 Routing Delay		1.8		1.6		1.4	ns
t _{IRD3}	FO=3 Routing Delay		2.1		1.8		1.6	ns
t _{IRD4}	FO=4 Routing Delay		2.5		2.2		1.9	ns
t _{IRD8}	FO=8 Routing Delay		4.2		3.6		3.2	ns
I/O Module	Sequential Timing							
[†] INH	Input F-F Data Hold (w.r.t. IOCLK Pad)	0.0		0.0		0.0		ns
t _{INSU}	Input F-F Data Setup (w.r.t. IOCLK Pad)	2.0		1.8		1.5		ns
^t IDEH	Input Data Enable Hold (w.r.t. IOCLK Pad)	0.0		0.0		0.0		ns
t _{IDESU}	Input Data Enable Setup (w.r.t. IOCLK Pad)	8.6		7.5		6.5		ns
[†] OUTH	Output F-F Data Hold (w.r.t. IOCLK Pad)	1.0		0.9		0.8		ns
^t outsu	Output F-F Data Setup (w.r.t. IOCLK Pad)	1.0		0.9		0.8		ns
[†] ODEH	Output Data Enable Hold (w.r.t. IOCLK Pad)	0.5		0.4		0.4		ns
^t odesu	Output Data Enable Setup (w.r.t. IOCLK Pad)	2.0		1.7		1.5		ns

^{1.} Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.



A1415A Timing Characteristics (continued)

(Worst-Case Commercial Conditions)

			ninary nation		ninary nation		ninary nation	
I/O Module –	TTL Output Timing ¹	'Std'	Speed	' - 1'\$	Speed	' -2' \$	Speed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Units
t _{DHS}	Data to Pad, High Slew		7.5		6.4		5.6	ns
t _{DLS}	Data to Pad, Low Slew		12.0		10.2		9.0	ns
t _{ENZHS}	Enable to Pad, Z to H/L, Hi Slew		6.0		5.1		4.5	ns
t _{ENZLS}	Enable to Pad, Z to H/L, Lo Slew		11.0		9.4		8.3	ns
t _{ENHSZ}	Enable to Pad, H/L to Z, Hi Slew		10.0		8.5		7.5	ns
t _{ENLSZ}	Enable to Pad, H/L to Z, Lo Slew		10.0		8.5		7.5	ns
^t скнs	IOCLK Pad to Pad H/L, Hi Slew		10.0		9.0		7.5	ns
tckls	IOCLK Pad to Pad H/L, Lo Slew		15.0		13.5		11.3	ns
d _{TLHHS}	Delta Low to High, Hi Slew		0.03		0.03		0.02	ns/pF
d _{TLHLS}	Delta Low to High, Lo Slew		0.07		0.06		0.05	ns/pF
d _{THLHS}	Delta High to Low, Hi Slew		0.05		0.04		0.04	ns/pF
d _{THLLS}	Delta High to Low, Lo Slew		0.07		0.06		0.05	ns/pF
I/O Module	- CMOS Output Timing ¹							
t _{DHS}	Data to Pad, High Slew		9.3		7.9		7.0	ns
tols	Data to Pad, Low Slew		17.5		14.9		13.1	ns
t _{ENZHS}	Enable to Pad, Z to H/L, Hi Slew		7.8		6.6		5.9	ns
t _{ENZLS}	Enable to Pad, Z to H/L, Lo Slew		13.3		11.3		10.0	ns
t _{ENHSZ}	Enable to Pad, H/L to Z, Hi Slew		10.0		8.5		7.5	ns
t _{ENLSZ}	Enable to Pad, H/L to Z, Lo Slew		10.0		9.0		7.5	ns
t _{CKHS}	IOCLK Pad to Pad H/L, Hi Slew		11.8		10.7		8.9	ns
t _{CKLS}	IOCLK Pad to Pad H/L, Lo Slew		17.3		15.6		13.0	ns
d _{TLHHS}	Delta Low to High, Hi Slew		0.06		0.05		0.04	ns/pF
d _{TLHLS}	Delta Low to High, Lo Slew		0.11		0.09		0.08	ns/pF
d _{THLHS}	Delta High to Low, Hi Slew		0.04		0.03		0.03	ns/pF
d _{THLLS}	Delta High to Low, Lo Slew		0.05		0.04		0.04	ns/pF

^{1.} Delays based on 35pF loading.

A1415A Timing Characteristics (continued)

(Worst-Case Commercial Conditions)

			ninary nation		ninary nation		ninary nation	
Dedicated (H	lard-Wired) I/O Clock Network	'Std'	Speed	'-1' \$	Speed	'–2' 5	Speed	_
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unite
^t юскн	Input Low to High (Pad to I/O Module Input)		3.0		2.6		2.3	ns
t _{iOPWH}	Minimum Pulse Width High	3.8		3.3		2.9		ns
t _{IOPWL}	Minimum Pulse Width Low	3.8		3.3		2.9		ns
^t iosapw	Minimum Asynchronous Pulse Width	3.8		3.3		2.9		ns
tiocksw	Maximum Skew		0.4		0.4		0.4	ns
t _{IOP}	Minimum Period	8.0		6.8		6.0		ns
f _{IOMAX}	Maximum Frequency		125		150		167	MHz
Dedicated (F	lard-Wired) Array Clock Network							_
[†] нскн	Input Low to High (Pad to S-Module Input)		4.5		3.9		3.4	ns
^t HCKL	Input High to Low (Pad to S-Module Input)		4.5		3.9		3.4	ns
t _{HPWH}	Minimum Pulse Width High	3.8		3.3		2.9		ns
t _{HPWL}	Minimum Pulse Width Low	3.8		3.3		2.9		ns
thcksw	Maximum Skew		0.3		0.3		0.3	ns
t _{HP}	Minimum Period	8.0		6.8		6.0		ns
f _{HMAX}	Maximum Frequency		125		150		167	MHz
Routed Arra	y Clock Networks				-			
^t ackh	Input Low to High (FO=64)		5.5	·	4.7		4.1	ns
t _{RCKL}	Input High to Low (FO=64)		6.0		5.1		4.5	ns
t _{RPWH}	Mìn. Pulse Width High (FO=64)	4.9		4.2		3.8		ns
t _{RPWL}	Min. Pulse Width Low (FO=64)	4.9		4.2		3.8		ns
^t RCKSW	Maximum Skew (FO=128)		1.0		0.9		8.0	ns
t _{RP}	Minimum Period (FO=64)	10.0		8.7		8.0		ns
f _{RMAX}	Maximum Frequency (FO=64)		100		115		125	MHz
Clock-to-Clo	ck Skews							
t _{iOHCKSW}	I/O Clock to H-Clock Skew	0.0	3.0	0.0	3.0	0.0	3.0	ns
t _{юнске}	I/O Clock to R-Clock Skew	0.0	3.0	0.0	3.0	0.0	3.0	ns
^t HRCKSW	H-Clock to R-Clock Skew (FO = 64)	0.0	1.0	0.0	1.0	0.0	1.0	ns
	(FO = 50% max.)	0.0	3.0	0.0	3.0	0.0	3.0	ns

^{1.} Delays based on 35pF loading.



A1425A Timing Characteristics

(Worst-Case Commercial Conditions, $V_{CC} = 4.75 \text{ V}, T_J = 70^{\circ}\text{C}$)

			ninary nation		ninary nation		ninary nation	
Logic Modul	e Propagation Delays ¹	'Std' Speed		'-1' Speed		'-2' Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Units
t _{PD}	Internal Array Module		3.0		2.6		2.3	ns
tco	Sequential Clock to Q		3.0		2.6		2.3	ns
t _{CLR}	Asynchronous Clear to Q		3.0		2.6		2.3	ns
Predicted Ro	outing Delays ²							
t _{RD1}	FO=1 Routing Delay		1.3		1.1		1.0	ns
t _{RD2}	FO=2 Routing Delay		1.8		1.6		1.4	ns
t _{RD3}	FO=3 Routing Delay		2.1		1.8		1.6	ns
t _{RD4}	FO=4 Routing Delay		2.5		2.2		1.9	ns
t _{RD8}	FO=8 Routing Delay		4.2		3.6		3.2	ns
Logic Modul	e Sequential Timing							
t _{SUD}	Flip-Flop Data Input Setup	0.8		0.7		0.6		ns
t _{HD}	Flip-Flop Data Input Hold	0.0		0.0		0.0		ns
t _{sup}	Latch Data Input Setup	8.0		0.7		0.6		ns
t _{HD}	Latch Data Input Hold	0.0		0.0		0.0		ns
t _{wasyn}	Asynchronous Pulse Width	3.8		3.2		2.9		ns
twclka	Flip-Flop Clock Pulse Width	3.8		3.2		2.9		ns
t _A	Flip-Flop Clock Input Period	8.0		6.8		6.0		ns
f _{MAX}	Flip-Flop Clock Frequency		125		150		167	MHz

For dual-module macros, use tpD + tpDi + tpDi + tpDi + tpDi or tpDi + tpDi or tpDi + tpDi + tsUD , whichever is appropriate.
 Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

A1425A Timing Characteristics (continued)

(Worst-Case Commercial Conditions)

			ninary nation		ninary nation		ninary nation	
I/O Module I	nput Propagation Delays	'Std'	Speed	'–1' S	Speed	' –2' \$	Speed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Units
t _{INY}	Input Data Pad to Y		4.2		3.6		3.2	ns
t _{ICKY}	Input Reg IOCLK Pad to Y		7.0		6.0		5.3	ns
t _{OCKY}	Output Reg IOCLK Pad to Y		7.0		6.0		5.3	ns
t _{ICLRY}	Input Asynchronous Clear to Y		7.0		6.0		5.3	ns
t _{OCLRY}	Output Asynchronous Clear to Y		7.0		6.0		5.3	ns
Predicted In	put Routing Delays ¹							
t _{IRD1}	FO=1 Routing Delay		1.3		1.1		1.0	ns
t _{IRD2}	FO=2 Routing Delay		1.8		1.6		1.4	ns
t _{IRD3}	FO=3 Routing Delay		2.1		1.8		1.6	ns
t _{IRD4}	FO=4 Routing Delay		2.5		2.2		1.9	ns
t _{IRD8}	FO=8 Routing Delay		4.2		3.6		3.2	ns
I/O Module S	Sequential Timing							
t _{INH}	Input F-F Data Hold (w.r.t. IOCLK Pad)	0.0		0.0		0.0	_	ns
^t ınsu	Input F-F Data Setup (w.r.t. IOCLK Pad)	2.0		1.8		1.5		ns
t _{IDEH}	Input Data Enable Hold (w.r.t. IOCLK Pad)	0.0		0.0		0.0		ns
t _{IDESU}	Input Data Enable Setup (w.r.t. IOCLK Pad)	8.6		7.5		6.5		ns
^t оитн	Output F-F Data Hold (w.r.t. IOCLK Pad)	1.0		0.9		0.8		ns
^t outsu	Output F-F Data Setup (w.r.t. IOCLK Pad)	1.0		0.9		0.8		ns
^t ODEH	Output Data Enable Hold (w.r.t. IOCLK Pad)	0.5		0.4		0.4		ns
todesu	Output Data Enable Setup (w.r.t. IOCLK Pad)	2.0		1.7		1.5		ns

Note

^{1.} Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.



A1425A Timing Characteristics (continued)

(Worst-Case Commercial Conditions)

			ninary nation		ninary nation		ninary nation	
I/O Module -	TTL Output Timing ¹	'Std'	Speed	'-1' Speed		'-2' Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Units
t _{DHS}	Data to Pad, High Slew		7.5		6.4		5.6	ns
t _{DLS}	Data to Pad, Low Slew		12.0		10.2		9.0	ns
t _{ENZHS}	Enable to Pad, Z to H/L, Hi Slew		6.0		5.1		4.5	ns
t _{ENZLS}	Enable to Pad, Z to H/L, Lo Slew		11.0		9.4		8.3	ns
t _{ENHSZ}	Enable to Pad, H/L to Z, Hi Slew		10.0		8.5		7.5	ns
t _{ENLSZ}	Enable to Pad, H/L to Z, Lo Slew		10.0		8.5		7.5	ns
t _{CKHS}	IOCLK Pad to Pad H/L, Hi Slew		10.0		9.0		7.5	ns
t _{CKLS}	IOCLK Pad to Pad H/L, Lo Slew		15.0		13.5		11.3	ns
d _{TLHHS}	Delta Low to High, Hi Slew		0.03		0.03		0.02	ns/pF
d _{TLHLS}	Delta Low to High, Lo Slew		0.07		0.06		0.05	ns/pF
d _{THLHS}	Delta High to Low, Hi Slew		0.05		0.04		0.04	ns/pF
d _{THLLS}	Delta High to Low, Lo Slew		0.07		0.06		0.05	ns/pF
I/O Module -	CMOS Output Timing ¹							
t _{DHS}	Data to Pad, High Slew		9.3		7.9		7.0	ns
t _{DLS}	Data to Pad, Low Slew		17.5		14.9		13.1	ns
t _{ENZHS}	Enable to Pad, Z to H/L, Hi Slew		7.8		6.6		5.9	ns
t _{ENZLS}	Enable to Pad, Z to H/L, Lo Slew		13.3		11.3		10.0	ns
t _{ENHSZ}	Enable to Pad, H/L to Z, Hi Slew		10.0		8.5		7.5	ns
^t ENLSZ	Enable to Pad, H/L to Z, Lo Slew		10.0		9.0		7.5	ns
t _{CKHS}	IOCLK Pad to Pad H/L, Hi Slew		11.8		10.7		8.9	ns
t _{ckLs}	IOCLK Pad to Pad H/L, Lo Slew		17.3		15.6		13.0	ns
d _{TLHHS}	Delta Low to High, Hi Slew		0.06		0.05		0.04	ns/pF
d _{TLHL\$}	Delta Low to High, Lo Slew		0.11		0.09		80.0	ns/pF
d _{THLHS}	Delta High to Low, Hi Slew		0.04		0.03		0.03	ns/pF
d _{THLLS}	Delta High to Low, Lo Slew		0.05		0.04		0.04	ns/pF

^{1.} Delays based on 35pF loading.

A1425A Timing Characteristics (continued)

(Worst-Case Commercial Conditions)

Parameter tiockh tiopwh tiopwl tiosapw tiocksw tioo fiomax Dedicated (Hard thckh thckh thckh thcksw thpwh thcksw thpwl thcksw thph	-Wired) I/O Clock Network Description Input Low to High (Pad to I/O Module Input) Minimum Pulse Width High Minimum Pulse Width Low Minimum Asynchronous Pulse Width Maximum Skew Minimum Period Maximum Frequency -Wired) Array Clock Network Input Low to High (Pad to S-Module Input) Input High to Low (Pad to S-Module Input)	'Std' 'S Min. 3.8 3.8 3.8 6.0	Max. 3.0 0.4 125	'-1' \$ Min. 3.3 3.3 3.3 6.8	Max. 2.6 0.4	'-2' \$ Min. 2.9 2.9 2.9 6.0	2.3 0.4	Unite ns ns ns ns ns ns MHz
tiockh tiopwh tiopwl tiosapw tiocksw tiop fioMax Dedicated (Hard thckh thckL thpwh theksw thpwl theksw the theksw the finmax Routed Array CI	Input Low to High (Pad to I/O Module Input) Minimum Pulse Width High Minimum Pulse Width Low Minimum Asynchronous Pulse Width Maximum Skew Minimum Period Maximum Frequency -Wired) Array Clock Network Input Low to High (Pad to S-Module Input) Input High to Low (Pad to S-Module Input)	3.8 3.8 3.8	3.0 0.4 125	3.3 3.3 3.3	2.6	2.9 2.9 2.9	2.3	ns ns ns ns
tiopwil tiopwil tiosapw tiocksw tioop tioomax Dedicated (Hard thckil thckil thpwil thcksw thpwil thcksw thpwil thcksw thp finmax Routed Array CI	(Pad to I/O Module Input) Minimum Pulse Width High Minimum Pulse Width Low Minimum Asynchronous Pulse Width Maximum Skew Minimum Period Maximum Frequency -Wired) Array Clock Network Input Low to High (Pad to S-Module Input) Input High to Low (Pad to S-Module Input)	3.8 3.8	0.4	3.3 3.3	0.4	2.9 2.9	0.4	ns ns ns ns
tiopwil. tiosapw tiocksw tiop fiomax Dedicated (Hard thckh thckl thpwil thcksw thp thcksw thp thcksw thp fimax Routed Array CI	Minimum Pulse Width Low Minimum Asynchronous Pulse Width Maximum Skew Minimum Period Maximum Frequency -Wired) Array Clock Network Input Low to High (Pad to S-Module Input) Input High to Low (Pad to S-Module Input)	3.8 3.8	125	3.3 3.3		2.9 2.9		ns ns ns
tiosapw tiocksw tiop fiomax Dedicated (Hard thckh thckh thckL thpwh thcksw thpwl thcksw thp fimax Routed Array CI	Minimum Asynchronous Pulse Width Maximum Skew Minimum Period Maximum Frequency -Wired) Array Clock Network Input Low to High (Pad to S-Module Input) Input High to Low (Pad to S-Module Input)	3.8	125	3.3		2.9		ns ns ns
tiocksw tiop fomax Dedicated (Hard thckh thckL thpwh thcksw thcksw thp fhmax Routed Array CI	Width Maximum Skew Minimum Period Maximum Frequency -Wired) Array Clock Network Input Low to High (Pad to S-Module Input) Input High to Low (Pad to S-Module Input)		125					ns ns
tion for the time to the time time time time time time time tim	Minimum Period Maximum Frequency -Wired) Array Clock Network Input Low to High (Pad to S-Module Input) Input High to Low (Pad to S-Module Input)	8.0	125	6.8		6.0		ns
FIOMAX Dedicated (Hard THICKH THICKL THIPWH THIPWL THICKSW THIP FIMMAX Routed Array CI	Maximum Frequency -Wired) Array Clock Network Input Low to High (Pad to S-Module Input) Input High to Low (Pad to S-Module Input)	8.0		6.8	150	6.0	167	
Dedicated (Hard thckh thckL thpwh thewL thcksw thp thp thcksw thp fhmax Routed Array CI	-Wired) Array Clock Network Input Low to High (Pad to S-Module Input) Input High to Low (Pad to S-Module Input)				150		167	MHz
thckh thckL thpwh thpwL thcksw thp thp thcksw thp fhmax Routed Array CI	Input Low to High (Pad to S-Module Input) Input High to Low (Pad to S-Module Input)		4.5		-			
thekt thewh theksw the following finance the following the following the finance the finan	(Pad to S-Module Input) Input High to Low (Pad to S-Module Input)		4.5					
thewh thewL theksw the theksw the fhmax Routed Array CI	(Pad to S-Module Input)				3.9		3.4	ns
t _{HPWL} I t _{HCKSW} I t _{HP} I f _{HMAX} Routed Array CI			4.5		3.9		3.4	ns
thcksw thp thmax Routed Array Cl	Minimum Pulse Width High	3.8		3.3		2.9		ns
f _{HP} f _{HMAX} Routed Array Cl	Minimum Pulse Width Low	3.8		3.3		2.9		ns
f _{HMAX} I Routed Array Cl	Maximum Skew		0.3		0.3		0.3	ns
Routed Array Cl	Minimum Period	8.0		6.8		6.0		ns
	Maximum Frequency		125		150		167	MHz
4	ock Networks							_
^t ackh ¹	Input Low to High (FO=64)		5.5		4.7		4.1	ns
t _{RCKL}	Input High to Low (FO=64)		6.0		5.1		4.5	ns
t _{RPWH} I	Min. Pulse Width High (FO=64)	4.9		4.2		3.8		กร
t _{RPWL} I	Min. Pulse Width Low (FO=64)	4.9		4.2		3.8		ns
t _{RCKSW}	Maximum Skew (FO=128)		1.0		0.9		8.0	ns
t _{RP} i	Minimum Period (FO=64)	10.0		8.7		8.0		ns
f _{RMAX} I	Maximum Frequency (FO=64)		100		115		125	MHz
Clock-to-Clock §	Skews							
t _{IOHCKSW}	I/O Clock to H-Clock Skew	0.0	3.0	0.0	3.0	0.0	3.0	ns
t _{IOHCKSW}	I/O Clock to R-Clock Skew	0.0	3.0	0.0	3.0	0.0	3.0	ns
^t HRCKSW	H-Clock to R-Clock Skew (FO = 64) (FO = 50% max.)	0.0 0.0	1.0 3.0	0.0 0.0	1.0 3.0	0.0	1.0 3.0	ns ns

^{1.} Delays based on 35pF loading.



A1440A Timing Characteristics

(Worst-Case Commercial Conditions, $V_{CC} = 4.75 \text{ V}, T_J = 70^{\circ}\text{C}$)

			ninary nation		ninary nation		ninary nation	
Logic Modul	e Propagation Delays ¹	'Std' Speed		'-1' Speed		'-2' Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Units
t _{PD}	Internal Array Module		3.0		2.6		2.3	ns
tco	Sequential Clock to Q		3.0		2.6		2.3	ns
t _{CLR}	Asynchronous Clear to Q		3.0		2.6		2.3	ns
Predicted Ro	outing Delays ²							
t _{RD1}	FO=1 Routing Delay		1.3		1.1		1.0	ns
t _{RD2}	FO=2 Routing Delay		1.8		1.6		1.4	ns
t _{RD3}	FO=3 Routing Delay		2.1		1.8		1.6	ns
t _{RD4}	FO=4 Routing Delay		2.5		2.2		1.9	ns
t _{RD8}	FO=8 Routing Delay		4.2		3.6		3.2	ns
Logic Modul	le Sequential Timing							
t _{SUD}	Flip-Flop Data Input Setup	0.8		0.7		0.6		ns
t _{HD}	Flip-Flop Data Input Hold	0.0		0.0		0.0		ns
t _{sup}	Latch Data Input Setup	0.8		0.7		0.6		ns
t _{HD}	Latch Data Input Hold	0.0		0.0		0.0		ns
t _{wasyn}	Asynchronous Pulse Width	3.8		3.2		2.9		ns
^t wclka	Flip-Flop Clock Pulse Width	3.8		3.2		2.9		ns
t _A	Flip-Flop Clock Input Period	8.0		6.8		6.0		ns
f _{MAX}	Flip-Flop Clock Frequency		125		150		167	MHz

For dual-module macros, use tpD + tpD1 + tpDn, tCO + tpD1 + tpDn or tpD1 + tpDn or tpD1 + tSUD, whichever is appropriate.
 Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

A1440A Timing Characteristics (continued)

(Worst-Case Commercial Conditions)

			Preliminary Information		Preliminary Information		Preliminary Information	
I/O Module Input Propagation Delays		'Std' Speed		'-1' Speed		'-2' Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Units
tiny	Input Data Pad to Y		4.2		3.6		3.2	ns
t _{ICKY}	Input Reg IOCLK Pad to Y		7.0		6.0		5.3	ns
t _{OCKY}	Output Reg IOCLK Pad to Y		7.0		6.0		5.3	ns
t _{ICLRY}	Input Asynchronous Clear to Y		7.0		6.0		5.3	ns
toclry	Output Asynchronous Clear to Y		7.0		6.0		5.3	ns
Predicted In	put Routing Delays ¹			•				
t _{IRD1}	FO=1 Routing Delay		1.3	•	1.1		1.0	ns
t _{IRD2}	FO=2 Routing Delay		1.8		1.6		1.4	ns
t _{IRD3}	FO=3 Routing Delay		2.1		1.8		1.6	ns
t _{IRD4}	FO=4 Routing Delay		2.5		2.2		1.9	ns
t _{IRD8}	FO=8 Routing Delay		4.2		3.6		3.2	ns
I/O Module	Sequential Timing							
t _{INH}	Input F-F Data Hold (w.r.t. IOCLK Pad)	0.0		0.0		0.0		ns
t _{INSU}	Input F-F Data Setup (w.r.t. IOCLK Pad)	2.0		1.8		1.5		ns
^t IDEH	Input Data Enable Hold (w.r.t. IOCLK Pad)	0.0		0.0		0.0		ns
t _{IDESU}	Input Data Enable Setup (w.r.t. IOCLK Pad)	8.6		7.5		6.5		ns
^t ou T H	Output F-F Data Hold (w.r.t. IOCLK Pad)	1.0		0.9		0.8		ns
^t outsu	Output F-F Data Setup (w.r.t. IOCLK Pad)	1.0		0.9		0.8		ns
^t ODEH	Output Data Enable Hold (w.r.t. IOCLK Pad)	0.5		0.4		0.4		ns
^t odesu	Output Data Enable Setup (w.r.t. IOCLK Pad)	2.0		1.7		1.5		ns

^{1.} Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.



A1440A Timing Characteristics (continued)

(Worst-Case Commercial Conditions)

			Preliminary information		Preliminary Information		Preliminary Information	
I/O Module – TTL Output Timing ¹		'Std' Speed		'-1' Speed		'-2' Speed		
Parameter	Description	Min.	Мах.	Min.	Max.	Min.	Max.	Units
t _{DHS}	Data to Pad, High Slew		7.5		6.4		5.6	ns
t _{DLS}	Data to Pad, Low Slew		12.0		10.2		9.0	ns
^t ENZHS	Enable to Pad, Z to H/L, Hi Slew		6.0		5.1		4.5	ns
^t ENZLS	Enable to Pad, Z to H/L, Lo Slew		11.0		9.4		8.3	ns
^t ENHSZ	Enable to Pad, H/L to Z, Hi Slew		11.0		9.4		8.3	ns
^t ENLSZ	Enable to Pad, H/L to Z, Lo Siew		11.0		9.4		8.3	ns
t _{CKHS}	IOCLK Pad to Pad H/L, Hi Slew		11.0		9.5		8.5	ns
t _{CKLS}	IOCLK Pad to Pad H/L, Lo Slew		15.0		13.5		11.3	ns
d _{TLHHS}	Delta Low to High, Hi Slew		0.03		0.03		0.02	ns/pf
d _{TLHLS}	Delta Low to High, Lo Slew		0.07		0.06		0.05	ns/pl
d _{THLHS}	Delta High to Low, Hi Slew		0.05		0.04		0.04	ns/pl
d _{THLLS}	Delta High to Low, Lo Slew		0.07		0.06		0.05	ns/pl
i/O Module -	CMOS Output Timing ¹							
t _{DHS}	Data to Pad, High Slew		9.3		7.9		7.0	ns
t _{DLS}	Data to Pad, Low Slew		17.5		14.9		13.1	ns
t _{ENZHS}	Enable to Pad, Z to H/L, Hi Slew		7.8		6.6		5.9	ns
t _{ENZLS}	Enable to Pad, Z to H/L, Lo Slew		13.3		11.3		10.0	ns
t _{ENHSZ}	Enable to Pad, H/L to Z, Hi Slew		11.0		9.4		8.3	ns
t _{ENLSZ}	Enable to Pad, H/L to Z, Lo Slew		11.0		9.4		8.3	ns
t _{CKHS}	IOCLK Pad to Pad H/L, Hi Slew		11.8		10.1		9.0	ns
t _{CKLS}	IOCLK Pad to Pad H/L, Lo Slew		17.3		15.6		13.0	ns
d _{TLHHS}	Delta Low to High, Hi Slew		0.06		0.05		0.04	ns/pl
d _{TLHLS}	Delta Low to High, Lo Slew		0.11		0.09		0.08	ns/pl
d _{THLHS}	Delta High to Low, Hi Slew		0.04		0.03		0.03	ns/p
d _{THLLS}	Delta High to Low, Lo Slew		0.05		0.04		0.04	ns/pl

^{1.} Delays based on 35pF loading.

A1440A Timing Characteristics (continued)

(Worst-Case Commercial Conditions)

		Preliminary Information		Preliminary Information		Preliminary Information		
Dedicated (Hard-Wired) I/O Clock Network		'Std' Speed		'-1' Speed		'-2' Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Units
tıоскн	Input Low to High (Pad to I/O Module Input)		3.0		2.6	-	2.3	ns
^t IOPWH	Minimum Pulse Width High	3.8		3.3		2.9		ns
t _{IOPWL}	Minimum Pulse Width Low	3.8		3.3		2.9		ns
t _{IOSAPW}	Minimum Asynchronous Pulse Width	3.8		3,3		2.9		ns
t _i ocksw	Maximum Skew		0.4		0.4		0.4	ns
t _{IOP}	Minimum Period	8.0		6.8		6.0		ns
f _{IOMAX}	Maximum Frequency		125		150		167	MHz
Dedicated (H	lard-Wired) Array Clock Network							
^t нскн	Input Low to High (Pad to S-Module Input)		4.5		3.9		3.4	ns
^t HCKL	Input High to Low (Pad to S-Module Input)		4.5		3.9		3.4	ns
[†] HPWH	Minimum Pulse Width High	3.8		3.3		2.9		ns
^t HPWL	Minimum Pulse Width Low	3.8		3.3		2.9		ns
t _{HCKSW}	Maximum Skew		0.3		0.3		0.3	ns
t _{HP}	Minimum Period	8.0		6.8		6.0		ns
f _{HMAX}	Maximum Frequency		125		150		167	MHz
Routed Arra	y Clock Networks							
t _{RCKH}	Input Low to High (FO=64)		5.5		4.7		4.1	ns
^t RCKL	Input High to Low (FO=64)		6.0		5.1		4.5	ns
^t RPWH	Min. Pulse Width High (FO=64)	4.9		4.2		3.8		ns
t _{RPWL}	Min. Pulse Width Low (FO=64)	4.9		4.2		3.8		ns
t _{RCKSW}	Maximum Skew (FO=128)		1.0		0.9		0.8	ns
t _{RP}	Minimum Period (FO=64)	10.0		8.7		8.0		ns
f _{RMAX}	Maximum Frequency (FO=64)		100		115		125	MHz
Clock-to-Clo	ck Skews						<u> </u>	
t _{ioncksw}	I/O Clock to H-Clock Skew	0.0	3.0	0.0	3.0	0.0	3.0	ns
t _{IOHCKSW}	I/O Clock to R-Clock Skew	0.0	3.0	0.0	3.0	0.0	3.0	ns
^t HRCKSW	H-Clock to R-Clock Skew (FO = 64) (FO = 50% max.)	0.0 0.0	1.0 3.0	0.0 0.0	1.0 3.0	0.0 0.0	1.0 3.0	ns ns
	(10 = 50 /o Hlax.)	J.U	3.0	0.0	3.0	0.0	3.0	115

^{1.} Delays based on 35pF loading.



A1460A Timing Characteristics

(Worst-Case Commercial Conditions, $V_{CC} = 4.75 \text{ V}, T_J = 70^{\circ}\text{C}$)

		Preliminary Information		Preliminary Information		Preliminary Information		
Logic Module Propagation Delays ¹		'Std' Speed		'-1' Speed		'-2' Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Units
t _{PD}	Internal Array Module	-	3.0		2.6		2.3	ns
tco	Sequential Clock to Q		3.0		2.6		2.3	ns
t _{CLR}	Asynchronous Clear to Q		3.0		2.6		2.3	ns
Predicted Ro	outing Delays ²			· · · · · · ·				
t _{RD1}	FO=1 Routing Delay		1.3		1.1		1.0	ns
t _{RD2}	FO=2 Routing Delay		1.8		1.6		1.4	ns
t _{RD3}	FO=3 Routing Delay		2.1		1.8		1.6	ns
t _{RD4}	FO=4 Routing Delay		2.5		2.2		1.9	ns
t _{RD8}	FO=8 Routing Delay		4.2		3.6		3.2	ns
Logic Modul	e Sequential Timing							
t _{SUD}	Flip-Flop Data Input Setup	0.8		0.7		0.6		ns
t _{HD}	Flip-Flop Data Input Hold	0.0		0.0		0.0		ns
t _{SUD}	Latch Data Input Setup	8.0		0.7		0.6		ns
t _{HD}	Latch Data Input Hold	0.0		0.0		0.0		ns
twasyn	Asynchronous Pulse Width	4.8		4.1		3.6		ns
twclka	Flip-Flop Clock Pulse Width	4.8		4.1		3.6		ns
t _A	Flip-Flop Clock Input Period	10.0		8.5		7.5		ns
f _{MAX}	Flip-Flop Clock Frequency		100		120		133	MHz

For dual-module macros, use tpD + tRD1 + tpDn, tCO + tRD1 + tpDn or tpD1 + tRD1 + tSUD, whichever is appropriate.
 Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

A1460A Timing Characteristics (continued)

(Worst-Case Commercial Conditions)

			ninary nation		ninary nation		ninary nation	
I/O Module I	nput Propagation Delays	'Std'	Speed	'–1' \$	Speed	' -2' S	Speed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Units
t _{INY}	Input Data Pad to Y		4.2		3.6		3.2	ns
^t icky	Input Reg IOCLK Pad to Y		7.0		6.0		5.3	ns
t _{OCKY}	Output Reg IOCLK Pad to Y		7.0		6.0		5.3	ns
t _{ICLRY}	Input Asynchronous Clear to Y		7.0		6.0		5.3	ns
toclay	Output Asynchronous Clear to Y		7.0		6.0		5.3	ns
Predicted In	put Routing Delays ¹							
t _{IRD1}	FO=1 Routing Delay		1.3		1.1		1.0	ns
t _{IRD2}	FO=2 Routing Delay		1.8		1.6		1.4	ns
t _{IRD3}	FO=3 Routing Delay		2.1		1.8		1.6	ns
t _{IRD4}	FO=4 Routing Delay		2.5		2.2		1.9	ns
t _{IRD8}	FO=8 Routing Delay		4.2		3.6		3.2	ns
I/O Module	Sequential Timing							
t _{INH}	Input F-F Data Hold (w.r.t. IOCLK Pad)	0.0		0.0		0.0		ns
t _{INSU}	Input F-F Data Setup (w.r.t. IOCLK Pad)	2.0		1.8		1.5		ns
t _{IDEH}	Input Data Enable Hold (w.r.t. IOCLK Pad)	0.0		0.0		0.0		ns
t _{IDESU}	input Data Enable Setup (w.r.t. IOCLK Pad)	8.6		7.5		6.5		ns
t _{OUTH}	Output F-F Data Hold (w.r.t. IOCLK Pad)	1.0		0.9		0.8		ns
^t outsu	Output F-F Data Setup (w.r.t. IOCLK Pad)	1.0		0.9		0.8		ns
[‡] ODEH	Output Data Enable Hold (w.r.t. iOCLK Pad)	0.5		0.4		0.4		ns
t _{ODESU}	Output Data Enable Setup (w.r.t. IOCLK Pad)	2.0		1.7		1.5		ns

Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance.
Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.



A1460A Timing Characteristics (continued)

(Worst-Case Commercial Conditions)

			ninary nation		ninary nation		ninary nation	
I/O Module -	TTL Output Timing ¹	'Std'	Speed	' - 1' S	peed	'-2' S	Speed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unite
t _{DHS}	Data to Pad, High Slew		7.5		6.4		5.6	ns
t _{DLS}	Data to Pad, Low Slew		12.0		10.2		9.0	ns
^t ENZHS	Enable to Pad, Z to H/L, Hi Slew		6.0		5.1		4.5	ns
t _{ENZLS}	Enable to Pad, Z to H/L, Lo Slew		11.0		9.4		8.3	ns
^t ENHSZ	Enable to Pad, H/L to Z, Hi Slew		11.6		9.9		8.7	ns
t _{ENLSZ}	Enable to Pad, H/L to Z, Lo Slew		11.0		9.4		8.3	ns
t _{CKHS}	IOCLK Pad to Pad H/L, Hi Slew		11.5		10.0		9.0	ns
t _{CKLS}	IOCLK Pad to Pad H/L, Lo Slew		17.0		15.3		12.8	ns
d _{TLHHS}	Delta Low to High, Hi Slew		0.03		0.03		0.02	ns/pl
d _{TLHLS}	Delta Low to High, Lo Slew		0.07		0.06		0.05	ns/p
d _{THLHS}	Delta High to Low, Hi Slew		0.05		0.04		0.04	ns/p
d _{THLLS}	Delta High to Low, Lo Slew		0.07		0.06		0.05	ns/p
I/O Module -	CMOS Output Timing ¹							
t _{DHS}	Data to Pad, High Slew		9.3		7.9		7.0	ns
t _{DLS}	Data to Pad, Low Slew		17.5		14.9		13.1	ns
t _{ENZHS}	Enable to Pad, Z to H/L, Hi Slew		7.8		6.6		5.9	ns
^t ENZLS	Enable to Pad, Z to H/L, Lo Slew		13.3		11.3		10.0	ns
t _{ENHSZ}	Enable to Pad, H/L to Z, Hi Slew		11.0		9.4		8.3	ns
t _{ENLSZ}	Enable to Pad, H/L to Z, Lo Slew		11.0		9.4		8.3	ns
t _{CKHS}	IOCLK Pad to Pad H/L, Hi Slew		13.8		12.1		11.0	ns
tckLS	IOCLK Pad to Pad H/L, Lo Slew		19.3		17.4		15.5	ns
d _{TLHHS}	Delta Low to High, Hi Slew		0.06		0.05		0.04	ns/p
d _{TLHLS}	Delta Low to High, Lo Slew		0.11		0.09		0.08	ns/p
d _{THLHS}	Delta High to Low, Hi Slew		0.04		0.03		0.03	ns/p
d _{THLLS}	Defta High to Low, Lo Slew		0.05		0.04		0.04	ns/p

^{1.} Delays based on 35pF loading.

A1460A Timing Characteristics (continued)

(Worst-Case Commercial Conditions)

			ninary nation		ninary nation		ninary nation	
Dedicated (H	ard-Wired) I/O Clock Network	'Std' Speed '1' Speed		'-2' Speed				
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Units
tıоскн	Input Low to High (Pad to I/O Module Input)		3.5		3.0		2.6	ns
t _i opwh	Minimum Pulse Width High	4.8		4.1		3.6		ns
t _{IOPWL}	Minimum Pulse Width Low	4.8		4.1		3.6		ns
^t iosapw	Minimum Asynchronous Pulse Width	3.8		3.3		2.9		ns
tiocksw	Maximum Skew		0.8		0.7		0.6	ns
t _{IOP}	Minimum Period	10.0		8.5		7.5		ns
f _{IOMAX}	Maximum Frequency		100		120		133	MHz
Dedicated (H	lard-Wired) Array Clock Network							
† нскн	Input Low to High (Pad to S-Module Input)		5.5		4.7	4.1		ns
т нск <u>г</u>	Input High to Low (Pad to S-Module Input)		5.5		4.7		4.1	
^t HPWH	Minimum Pulse Width High	4.8		4,1		3.6		ns
t _{HPWL}	Minimum Pulse Width Low	4.8		4.1		3.6		ns
t _{HCKSW}	Maximum Skew		0.8		0.7		0.6	ns
t _{HP}	Minimum Period	10.0		8.5		7.5		ns
f _{HMAX}	Maximum Frequency		100		120		133	MHz
Routed Array	y Clock Networks							
t _{RCKH}	Input Low to High (FO=256)		9.0		7.7		6.8	ns
t _{RCKL}	Input High to Low (FO=256)		9.0		7.7		6.8	ns
t _{RPWH}	Min. Pulse Width High (FO=256)	6.1		5.4		4.5		ns
t _{RPWL}	Min. Pulse Width Low (FO=256)	6.1		5.4		4.5		ns
†RCKSW	Maximum Skew (FO=128)		1.8		1.6		1.4	ns
t _{RP}	Minimum Period (FO=256)	12.5		11.1		9.3		ns
^f RMAX	Maximum Frequency (FO=256)		, 80		90		105	MHz
Clock-to-Clo	ck Skews							
tioncksw	I/O Clock to H-Clock Skew	0.0	3.5	0.0	3.5	0.0	3.5	ns
t _{iOHCKSW}	I/O Clock to R-Clock Skew	0.0	5.0	0.0	5.0	0.0	5.0	ns
thrcksw	H-Clock to R-Clock Skew (FO = 64) (FO = 50% max.)	0.0 0.0	1.0 3.0	0.0 0.0	1.0 3.0	0.0 0.0	1.0 3.0	ns ns

^{1.} Delays based on 35pF loading.



A14100A Timing Characteristics

(Worst-Case Commercial Conditions, $V_{CC} = 4.75 \text{ V}, T_J = 70^{\circ}\text{C}$)

		Preliminary	Information	Advanced	nformation*	
Logic Modul	e Propagation Delays ¹	'Std'	Speed	'-i':	ipeed	
Parameter	Description	Min.	Мах.	Min.	Mex.	Units
t _{PD}	Internal Array Module		3.0		2.6	ns
tco	Sequential Clock to Q		3.0		5.6	ns
t _{CLR}	Asynchronous Clear to Q		3.0		2.6	ns
Predicted Ro	outing Delays ²					
t _{RD1}	FO=1 Routing Delay	-	1.3		1,1	ns
t _{RD2}	FO=2 Routing Delay		1.8		1,6	ns
t _{RD3}	FO=3 Routing Delay		2.1		1.8	ns
t _{RD4}	FO=4 Routing Delay		2.5		2.2	ns
t _{RD8}	FO=8 Routing Delay		4.2		3.6	ns
Logic Modul	e Sequential Timing					
t _{SUD}	Flip-Flop Data Input Setup	0.8		0.8		ns
t _{HD}	Flip-Flop Data Input Hold	0.5		0.5		ns
t _{SUD}	Latch Data Input Setup	0.8		0.8		ns
t _{HD}	Latch Data Input Hold	0.5		0.5		ns
twasyn	Asynchronous Pulse Width	4.8		4.1		ns
^t wclka	Flip-Flop Clock Pulse Width	4.8		4.1		ns
t _A	Flip-Flop Clock Input Period	10.0		8,5		ns
f _{MAX}	Flip-Flop Clock Frequency		100		120	MHz

For dual-module macros, use tpD + tpD1 + tpDn , tCO + tpD1 + tpDn or tpD1 + tpD1 + tsUD , whichever is appropriate.
 Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

^{*}Actel is offering "Advanced Information" only on '-1' Speed devices. Consult Actel for '-1' device availability.

A14100A Timing Characteristics (continued)

(Worst-Case Commercial Conditions)

		Preliminary	Information	Advanced I	nformation*	
I/O Module I	nput Propagation Delays	'Std'	Speed	' - 1' 5	peed	
Parameter	Description	Min.	Мах.	Min.	Mex.	Units
tiny	Input Data Pad to Y		4.2		3.6	ns
t _{ICKY}	Input Reg IOCLK Pad to Y		7.0		6.0	ns
t _{OCKY}	Output Reg IOCLK Pad to Y		7.0		6.0	ns
ticlay	Input Asynchronous Clear to Y		7.0		6.0	ns
t _{OCLRY}	Output Asynchronous Clear to Y		7.0		6.0	ns
Predicted In	put Routing Delays ¹					
t _{IRD1}	FO=1 Routing Delay		1.3		1.1	ns
t _{IRD2}	FO=2 Routing Delay		1.8		1,6	ns
t _{IRD3}	FO=3 Routing Delay		2.1		1.8	ns
₹RD4	FO=4 Routing Delay		2.5		2.2	ns
t _{IRD8}	FO=8 Routing Delay		4.2		3,6	ns
VO Module	Sequential Timing					
t _{INH}	Input F-F Data Hold (w.r.t. IOCLK Pad)	0.0	-	0.0		ns
t _{INSU}	Input F-F Data Setup (w.r.t. IOCLK Pad)	2.0		1.8		ns
^t IDEH	Input Data Enable Hold (w.r.t. IOCLK Pad)	0.0		0.0		ns
^t IDESU	Input Data Enable Setup (w.r.t. IOCLK Pad)	8.6		7.5		ns
^t оυтн	Output F-F Data Hold (w.r.t. IOCLK Pad)	1.0		1.0		ns
t _{OUTSU}	Output F-F Data Setup (w.r.t. IOCLK Pad)	1.0		1.0		ns
^t ODEH	Output Data Enable Hold (w.r.t. IOCLK Pad)	0.5		0.5		ns
t _{ODESU}	Output Data Enable Setup (w.r.t. IOCLK Pad)	2.0		2.0		ns

Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance.
 Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

^{*}Actel is offering "Advanced Information" only on '-1' Speed devices. Consult Actel for '-1' device availability.



A14100A Timing Characteristics (continued)

(Worst-Case Commercial Conditions)

		Preliminary	Information	Advanced I	niormation*	
I/O Module -	TTL Output Timing ¹	'Std'	Speed	'-1' '	Speed	
Parameter	Description	Min.	Max.	Min.	Mex.	Units
t _{DHS}	Data to Pad, High Slew		7.5		6.4	ns
t _{DLS}	Data to Pad, Low Slew		12.0		10.2	ns
t _{ENZHS}	Enable to Pad, Z to H/L, Hi Slew		6.0		5.1	ns
^t ENZLS	Enable to Pad, Z to H/L, Lo Slew		11.0		9.4	ns
^t enHSZ	Enable to Pad, H/L to Z, Hi Slew		12.0		10.2	ns
t _{ENLSZ}	Enable to Pad, H/L to Z, Lo Slew		11.0		9.4	ns
t _{CKHS}	IOCLK Pad to Pad H/L, Hi Slew		12.0		10.5	ns
t _{CKLS}	IOCLK Pad to Pad H/L, Lo Slew		17.0		15.3	ns
d _{TLHHS}	Delta Low to High, Hi Slew		0.03		0.03	ns/pf
d _{TLHLS}	Delta Low to High, Lo Slew		0.07		0.06	ns/pl
d _{THLHS}	Delta High to Low, Hi Slew		0.05		0.04	ns/pl
d _{THLLS}	Delta High to Low, Lo Slew		0.07		0.06	ns/pl
I/O Module -	CMOS Output Timing ¹					
t _{DHS}	Data to Pad, High Slew		9.3		7.9	ns
t _{DLS}	Data to Pad, Low Slew		17.5		14.9	ns
t _{ENZHS}	Enable to Pad, Z to H/L, Hi Slew		7.8		6.6	ns
t _{ENZLS}	Enable to Pad, Z to H/L, Lo Slew		13.3		11.9	ns
t _{ENHSZ}	Enable to Pad, H/L to Z, Hi Slew		12.0		10.0	ns
t _{ENLSZ}	Enable to Pad, H/L to Z, Lo Slew		11.0		9,4	ns
^t ckHs	IOCLK Pad to Pad H/L, Hi Slew		13.8		12.4	ns
t _{CKLS}	IOCLK Pad to Pad H/L, Lo Slew		19.3		17.4	ns
d _{TLHHS}	Delta Low to High, Hi Slew		0.06		0.05	ns/p
d _{TLHLS}	Delta Low to High, Lo Slew		0.11		0.09	ns/pl
d _{THLHS}	Delta High to Low, Hi Slew		0.04		0.03	ns/pl
d _{THLLS}	Delta High to Low, Lo Slew		0.05		0.04	ns/p

^{1.} Delays based on 35pF loading.

^{*}Actel is offering "Advanced Information" only on '-1' Speed devices. Consult Actel for '-1' device availability.

A14100A Timing Characteristics (continued)

(Worst-Case Commercial Conditions)

		Preliminary	Information	Advanced I	nformation*	
Dedicated (H	ard-Wired) I/O Clock Network	'Std' '	Speed	'-1'S	peed	
Parameter	Description	Min.	Max.	Min.	Mex.	Units
t _і оскн	Input Low to High (Pad to I/O Module Input)		3.5		3.0	ns
^t IOPWH	Minimum Pulse Width High	4.8		4.1		ns
t _{IOPWL}	Minimum Pulse Width Low	4.8		4.1		ns
t _{iosapw}	Minimum Asynchronous Pulse Width	3.8		3.3		ns
t _{iocksw}	Maximum Skew		0.8		0.7	ns
t _{iOP}	Minimum Period	10.0		8.5		ns
f _{IOMAX}	Maximum Frequency		100		120	MHz
Dedicated (H	lard-Wired) Array Clock Network					
[†] нскн	Input Low to High (Pad to S-Module Input)		5.5		4.7	ns
[†] нскL	Input High to Low (Pad to S-Module Input)		5.5		4.7	ns
t _{HPWH}	Minimum Pulse Width High	4.8		4,1		ns
thpwL	Minimum Pulse Width Low	4.8		4.1		ns
t _{HCKSW}	Maximum Skew		0.8		0.7	ns
t _{HP}	Minimum Period	10.0		8.5		ns
f _{HMAX}	Maximum Frequency		100		120	MHz
Routed Arra	y Clock Networks					
^t яскн	Input Low to High (FO=256)		9.0		7,7	ns
^t ackL	Input High to Low (FO=256)		9.0		7.7	ns
^t RPWH	Min. Pulse Width High (FO=256)	6.1		5.4		ns
t _{RPWL}	Min. Pulse Width Low (FO=256)	6.1		5.4		ns
t _{RCKSW}	Maximum Skew (FO=128)		1.8		1.6	ns
t _{RP}	Minimum Period (FO=256)	12.5		11.1		ns
f _{RMAX}	Maximum Frequency (FO=256)		80		90	MHz
Clock-to-Clo	ock Skews					
t _{ioncksw}	I/O Clock to H-Clock Skew	0.0	3.0	0.0	3.5	ns
t _{IOHCKSW}	I/O Clock to R-Clock Skew	0.0	5.0	0.0	5.0	ns
†HRCKSW	H-Clock to R-Clock Skew (FO = 64) (FO = 50% max.)	0.0 0.0	1.0 3.0	0,0 0:0	1.0 3.0	ns

^{1.} Delays based on 35pF loading.

^{*}Actel is offering "Advanced Information" only on '-1' Speed devices. Consult Actel for '-1' device availability.



Macro Library

Hard Macros-Combinatorial

			Mod	ule
Function	Macro	Description	S	(
ACT 3 Combinatorial Logic Module	CM8	Combinational Module (Full ACT 3 Logic Module)		1
ACT 3 Sequential	DFM8A	4-bit D-Type Flip-Flop with Multiplexed Data, active low Clear, and active high clock	1	
Logic Module	DFM8B	4-bit D-Type Flip-Flop with Multiplexed Data, active low Clear, and active low clock	1	
Adder	FA1A	1-bit adder, carry in and carry out active low, A-input active low		2
	FA1B	1-bit adder, carry in and carry out active low		:
	FA2A	2-bit adder, carry in and carry out active low, A0 and A1 inputs active low		:
	HA1	Half-Adder		:
	HA1A	Half-Adder with active low A-input		:
	HA1B	Half-Adder with active low carry out and sum		:
	HA1C	Half-Adder with active low carry out		:
AND	AND2	2-input AND		
	AND2A	2-input AND with active low A-input		
	AND2B	2-input AND with active low inputs		
	AND3	3-input AND		
	AND3A	3-input AND with active low A-input		
	AND3B	3-input AND with active low A- and B-inputs		
	AND3C	3-input AND with active low inputs		
	AND4	4-input AND		
	AND4A	4-input AND with active low A-input		
	AND4B	4-input AND with active low A- and B-inputs		
	AND4C	4-input AND with active low A-, B-, and C-inputs		
	AND4D	4-input AND with active low inputs		
	AND5B	5-input AND with active low A- and B-inputs		
AND-OR	AO1	3-input AND-OR		
	AO10	5-input AND-OR-AND		
	AO11	3-input AND-OR		
	AO1A	3-input AND-OR with active low A-input		
	AO1B	3-input AND-OR with active low C-input		
	AO1C	3-input AND-OR with active low A- and C-inputs		
	AO1D	3-input AND-OR with active low A- and B-inputs		
	AO1E	3-input AND-OR with active low inputs		
	AO2	4-input AND-OR		
	AO2A	4-input AND-OR with active low A-input		
	AO2B	4-input AND-OR with active low A- and B-inputs		
	AO2C	4-input AND-OR with active low A- and C-inputs		
	AO2D	4-input AND-OR with active low A-, B-, and C-inputs		
	AO2E	4-input AND-OR with active low inputs		
	AO3	4-input AND-OR		
	AO3A	4-input AND-OR		
	AO3B	4-input AND-OR		
	AO3C	4-input AND-OR		
	AO4A	4-input AND-OR		
	AO5A	4-input AND-OR		
	AO6	2-wide 4-input AND-OR		

Hard Macros—Combinatorial (continued)

			Mod	
Function	Macro	Description	s	C
AND-OR	AO6A	2-wide 4-input AND-OR with active low D-input		1
	AO7	5-input AND-OR		1
	AO8	5-input AND-OR with active low C- and D-inputs		1
	AO9	5-input AND-OR		1
	AOI1	3-input AND-OR-INVERT		1
	AOI1A	3-input AND-OR-INVERT with active low A-input		1
	AOI1B	3-input AND-OR-INVERT with active low C-input		1
	AOI1C	3-input AND-OR-INVERT with active low A- and B-inputs		1
	AOI1D	3-input AND-OR-INVERT with active low inputs		1
	AOI2A	4-input AND-OR-INVERT with active low A-input		1
	AOI2B	4-input AND-OR-INVERT with active low A- and C-inputs		1
	AOI3A	4-input AND-OR-INVERT with active low inputs		1
	AOI4	2-wide 4-input AND-OR-INVERT		2
	AOI4A	2-wide 4-input AND-OR-INVERT with active low C-input		1
AND-XOR	AX1	3-input AND-XOR with active low A-input		1
	AX1A	3-input AND-XOR-INVERT with active low A-input		2
	AX1B	3-input AND-XOR with active low A- and B-inputs		1
	AX1C	3-input AND-XOR		1
Buffer	BUF	Buffer, with active high input and output		1
D 4•.	BUFA	Buffer, with active low input and output		1
Clock Net	CLKINT	Clock Net Interface	0	С
Ologic Hot	GAND2	2-input AND Clock Net		1
	GMX4	4-to-1 Multiplexor Clock Net		1
	GNAND2	2-input NAND Clock Net		1
	GNOR2	2-input NOR Clock Net		1
	GOR2	2-input OR Clock Net		1
	GXOR2	2-input Exclusive OR Clock Net		1
Inverter	INV	Inverter with active low output	·	1
IIIVOI (OI	INVA	Inverter with active low input		1
Majority	MAJ3	3-input complex AND-OR		
MUX	MX2	2-to-1 Multiplexor		1
MOX	MX2A	2-to-1 Multiplexor with active low A-input		1
	MX2B	2-to-1 Multiplexor with active low A-input 2-to-1 Multiplexor with active low B-input		
MIN				1
MUX	MX2C	2-to-1 Multiplexor with active low output		
	MX4	4-to-1 Multiplexor		1
	MXC1	Boolean		2
NAMES	MXT	Boolean		
NAND	NAND2	2-input NAND		1
	NAND2A	2-input NAND with active low A-input		1
	NAND2B	2-input NAND with active low inputs		1
	NAND3	3-input NAND		7
	NAND3A	3-input NAND with active low A-input		1
	NAND3B	3-input NAND with active low A- and B-inputs		1
	NAND3C	3-input NAND with active low inputs		1
	NAND4	4-input NAND		2
	NAND4A	4-input NAND with active low A-input		•
	NAND4B	4-input NAND with active low A- and B-inputs		•
	NAND4C	4-input NAND with active low A-, B-, and C-inputs		•
	NAND4D	4-input NAND with active low inputs		



Hard Macros—Combinatorial (continued)

			Mod	iules
Function	Macro	Description	s	C
NAND	NAND5C	5-input NAND with active low A-, B-, and C-inputs		1
NOR	NOR2	2-input NOR		1
NOR	NOR2A	2-input NOR with active low A-input		1
	NOR2B	2-input NOR with active low inputs		1
	NOR3	3-input NOR		1
	NOR3A	3-input NOR with active low A-input		1
	NOR3B	3-input NOR with active low A- and B-inputs		1
	NOR3C	3-input NOR with active low inputs		1
	NOR4	4-input NOR		2
	NOR4A	4-input NOR with active low A-input		1
	NOR4B	4-input NOR with active low A- and B-inputs		1
	NOR4C	4-input NOR with active low A-, B-, and C-inputs		1
	NOR4D	4-input NOR with active low inputs		1
	NOR5C	5-input NOR with active low A-, B-, and C-inputs		1
OR	OR2	2-input OR		1
	OR2A	2-input OR with active low A-input		1
	OR2B	2-input OR with active low inputs		1
	OR3	3-input OR		1
	OR3A	3-input OR with active low A-input		1
	OR3B	3-input OR with active low A- and B-inputs		1
	OR3C	3-input OR with active low inputs		1
	OR4	4-input OR		1
	OR4A	4-input OR with active low A-input		1
	OR4B	4-input OR with active low A- and B-input		1
	OR4C	4-input OR with active low A-, B-, and C-inputs		1
	OR4D	4-input OR with active low inputs		2
	OR5B	5-input OR with active low A- and B-inputs		1
OR-AND	OA1	3-input OR-AND		1
	OA1A	3-input OR-AND with active low A-input		1
	OA1B	3-input OR-AND with active low C-input		1
	OA1C	3-input OR-AND with active low A- and C-inputs		1
	OA2	2-wide 4-input OR-AND		1
	OA2A	2 wide 4-input OR-AND with active low A-input		
	OA3	4-input OR-AND		1
	OA3A	4-input OR-AND with active low C-input		1
	OA3B	4-input OR-AND with active low A- and C-inputs		1
	OA4	4-input OR-AND		1
	OA4A	4-input OR-AND with active low C-input		1
	OA5	4-input complex OR-AND		1
	OAI1	3-input OR-AND-INVERT		1
	OAI2A			1
		4-input OR-AND-INVERT with active low D-input		י
	OAI3 OAI3A	4-input OR-AND-INVERT 4-input OR-AND-INVERT with active low C- and D-inputs		1
KNOR	XNOR	2-input XNOR		1
KNOR-AND	XA1A	3-input XNOR-AND		
				1
XNOR-OR	XO1A	3-input XNOR-OR		1
XOR AND	XOR	2-input XOR		1
XOR-AND	XA1	3-input XOR-AND		1
XOR-OR	XO1	3-input XOR-OR		1

Hard Macros—Sequential

			Mod	ules
Function	Macro	Description	S	С
D-Type	DF1	D-Type Flip-Flop	1	
	DF1A	D-Type Flip-Flop with active low output	1	
	DF1B	D-Type Flip-Flop with active low clock	1	
	DF1C	D-Type Flip-Flop with active low clock and output	1	
	DFC1	D-Type Flip-Flop with active high Clear	1	
	DFC1A	D-Type Flip-Flop with active high Clear and active low clock	1	
	DFC1B	D-Type Flip-Flop with active low Clear	1	
	DFC1D	D-Type Flip-Flop with active low Clear and clock	1	
	DFE	D-Type Flip-Flop with active high Enable	1	
	DFE1B	D-Type Flip-Flop with active low Enable	1	
	DFE1C	D-Type Flip-Flop with active low Enable and clock	1	
	DFE3A	D-Type Flip-Flop with Enable and active low Clear	1	
	DFE3B	D-Type Flip-Flop with Enable and active low Clear and clock	1	
	DFE3C	D-Type Flip-Flop with active low Enable and Clear	1	
	DFE3D	D-Type Flip-Flop with active low Enable, Clear, and clock	1	
	DFEA	D-Type Flip-Flop with Enable and active low clock	1	
	DFM	2-bit D-Type Flip-Flop with Multiplexed Data	1	
	DFM1B	2-bit D-Type Flip-Flop with Multiplexed Data and active low output	1	
	DFM1C	2-bit D-Type Flip-Flop with Multiplexed Data and active low clock and output	1	
	DFM3	2-bit D-Type Flip-Flop with Multiplexed Data and Clear	1	
	DFM3B	2-bit D-Type Flip-Flop with Multiplexed Data and active low Clear and clock	1	
	DFM3E	2-bit D-Type Flip-Flop with Multiplexed Data, Clear, and active low clock	1	
	DFM4C	2-bit D-Type Flip-Flop with Multiplexed Data and active low Preset and output	1	
	DFM4D	2-bit D-Type Flip-Flop with Multiplexed Data and active low Preset, clock, and output	1	
	DFM6A	4-bit D-Type Flip-Flop with Multiplexed Data, active low Clear, and active high Clock	1	
	DFM6B	4-bit D-Type Flip-Flop with Multiplexed Data, active low Clear, and clock	1	
	DFM7A	4-bit D-Type Flip-Flop with Multiplexed Data, active low Clear, and active high clock	1	
	DFM7B	4-bit D-Type Flip-Flop with Multiplexed Data, active low Clear and clock	1	
	DFMA	2-bit D-Type Flip-Flop with Multiplexed Data and active low clock	1	
	DFMB	2-bit D-Type Flip-Flop with Multiplexed Data and active low Clear	1	
	DFME1A	2-bit D-Type Flip-Flop with Multiplexed Data and active low Enable	1	
	DFP1	D-Type Flip-Flop with active high Preset		
	DFP1A	D-Type Flip-Flop with active high Preset and active low clock		
	DFP1B	D-Type Flip-Flop with active low Preset		
	DFP1C	D-Type Flip-Flop with active high Preset and active low output	1	
	DFP1D	D-Type Flip-Flop with active low Preset and clock		
	DFP1E	D-Type Flip-Flop with active low Preset and output	1	
	DFP1F	D-Type Flip-Flop with active high Preset and active low clock and output	1	
	DFP1G	D-Type Flip-Flop with active low Preset, clock, and output	1	
	DFPC	D-Type Flip-Flop with active high Preset, active low Clear, and active high clock		
	DFPCA	D-Type Flip-Flop with active high Preset, and active low Clear and clock		
J-K Type	JKF	JK Flip-Flop with active low K-input	1	



Hard Macros—Sequential (continued)

			Mod	dules	
Function	Macro	Description	s	С	
Ј-К Туре	JKF1B	JK Flip-Flop with active low clock and K-input	1		
	JKF2A	JK Flip-Flop with active low Clear and K-input	1		
	JKF2B	JK Flip-Flop with active low Clear, clock, and K-input	1		
	JKF2C	JK Flip-Flop with active high Clear and active low K-input	1	1	
	JKF2D	JK Flip-Flop with active high Clear and active low clock and K-input	1	1	
T-Type	TF1A	T-Type Flip-Flop with active low Clear	1		
	TF1B	T-Type Flip-Flop with active low Clear and clock	1		
Latch	DL1	Data Latch	1		
	DL1A	Data Latch with active low output	1		
	DL1B	Data Latch with active low clock	1		
	DL1C	Data Latch with active low clock and output	1		
	DLC	Data Latch with active low Clear	1		
	DLC1	Data Latch with active high Clear		1	
	DLC1A	Data Latch with active high Clear and active low clock		1	
	DLC1F	Data Latch with active high Clear and active low output		1	
	DLC1G	Data Latch with active high Clear and active low clock and output		1	
	DLCA	Data Latch with active low Clock and Clear	1		
	DLE	Data Latch with active high Enable	1		
	DLE1D	Data Latch with active high Enable and clock and active low input and output	1		
	DLE2B	Data Latch with active low Enable, Clear, and clock	1		
	DLE2C	Data Latch with active low Enable and clock and active high Clear		1	
	DLE3B	Data Latch with active low Enable and clock and active low Preset		1	
	DLE3C	Data Latch with active low Enable, Preset, and clock		1	
	DLEA	Data Latch with active low Enable and active high clock	1	·	
	DLEB	Data Latch with active high Enable and active high clock	1		
	DLEC	Data Latch with active low Enable and clock	1		
	DLM	2-bit Data Latch with Multiplexed Data	1		
	DLM3	4-bit Data Latch with Multiplexed Data	1		
	DLM3A	4-bit Data Latch with Multiplexed Data and active low clock	1		
	DLM4	Data Latch with Multiplexed Data	1		
	DLM4A	Data Latch with Multiplexed Data	1		
	DLMA	2-bit Data Latch with Multiplexed Data, and active low clock	1		
	DLME1A	2-bit Data Latch with Multiplexed Data and Enable and active low clock	i		
	DLP1	Data Latch with active high Preset and clock	•	1	
	DLP1A	Data Latch with active high Preset and active low clock		1	
	DLP1B	Data Latch with active low Preset and active high clock		1	
	DLP1C	Data Latch with active low Preset and clock		1	
	DLP1D	Data Latch with active low Preset and output and active high clock	1	'	
	DLP1E	Data Latch with active low Preset, clock, and output	1		

Input/Output Macros

Function	Macro	Description	I/O Modules
Buffer	BBHS	Bidirectional Buffer, High Slew	1
	BBUFTH	Bidirectional Buffer, Tristate Enable, High Slew	1
	BBUFTL	Bidirectional Buffer, Tristate Enable, Low Slew	1
	BIBUF	Bidirectional Buffer, High Slew (with hidden buffer at Y pin)	1
	HCLKBUF	Dedicated High-Speed S-Module Clock Buffer	1
	IBUF	Input Buffer	1
	INBUF	Input Buffer	1
	IOCLKBUF	Dedicated I/O Module Clock Buffer	1
	IOPCLBUF	Dedicated I/O Module IOPCL Buffer	1
	OBHS	Output buffer, High Slew	1
	OBUFTH	Output Buffer, Tristate Enable, High Slew	1
	OBUFTL	Output Buffer, Tristate Enable, Low Slew	1
	OUTBUF	Output Buffer, High Slew	1
Bidirectional	BRECTH	Bidirectional, Output Register with Clear, Data Enable, Tristate Enable, High Slew	1
	BRECTL	Bidirectional, Output Register with Clear, Data Enable, Tristate Enable, Low Slew	1
	BREPTH	Bidirectional, Output Register with Preset, Data Enable, Tristate Enable, High Slew	1
	BREPTL	Bidirectional, Output Register with Preset, Data Enable, Tristate Enable, Low Slew	1
	CLKBIBUF	Bidirectional with Input Dedicated to Clock Network	1
	DECETH	Bidirectional, Double Registered with Clear, Data Enable, Tristate Enable, High Slew	1
	DECETL.	Bidirectional, Double Registered with Clear, Data Enable, Tristate Enable, Low Slew	1
	DEPETH	Bidirectional, Double Registered with Preset, Data Enable, Tristate Enable, High Slew	1
	DEPETL	Bidirectional, Double Registered with Preset, Data Enable, Tristate Enable, Low Slew	1
Input	CLKBUF	Input for Dedicated Routed Clock Network	1
	IREC	Input Register with Clear	1
	IREP	Input Register with Preset	1
Output	FECTMH	Output Register with Muxed Feedback, Clear, Data Enable, Tristate Enable, High Slew	1
	FECTML	Output Register with Muxed Feedback, Clear, Data Enable, Tristate Enable, Low Slew	1
	FEPTMH	Output Register with Muxed Feedback, Preset, Data Enable, Tristate Enable, High Slew	1
	FEPTML	Output Register with Muxed Feedback, Preset, Data Enable, Tristate Enable, Low Slew	1
	ORECTH	Output Register with Clear, Data Enable, Tristate Enable, High Slew	1
	ORECTL	Output Register with Clear, Data Enable, Tristate Enable, Low Slew	1
	OREPTH	Output Register with Preset, Data Enable, Tristate Enable, High Slew	1
	OREPTL	Output Register with Preset, Data Enable, Tristate Enable, Low Slew	1
	TBHS	Tristate output, High Slew	1
	TRIBUFF	Tristate output, High Slew	1



Soft Macros


			Maximum Logic	Mod	lules
Function	Macro	Description	Levels	S	С
Adder	FADD10	10-bit adder	3		56
	FADD12	12-bit adder	4		9
	FADD16	16-bit adder	5		97
	FADD8	8-bit adder	4		44
	FADD9	9-bit adder with active low carry out	3		49
	VAD16C	Very fast 16-bit adder, no Carry in	3		97
	VADC16C	Very fast 16-bit adder with Carry in	3		97
Comparator	ICMP4	4-bit Identity Comparator	2		5
	ICMP8	8-bit Identity Comparator	3		9
	MCMPC2	2-bit Magnitude Comparator with Enable	3		9
	MCMPC4	4-bit Magnitude Comparator with Enable	4		18
	MCMPC8	8-bit Magnitude Comparator with Enable	6		36
Counter	CNT4A	4-bit binary counter with load and clear	4	4	8
	CNT4B	4-bit binary counter with load, clear, carry-in, carry-out	4	4	7
	FCTD16C	Fast 16-bit Down Counter, parallel loadable	2	19	33
	FCTD8A	Fast 8-bit Down Counter, parallel loadable	1	10	18
	FCTD8B	Fast 8-bit Down Counter, parallel loadable	1	9	13
	FCTU16C	Fast 16-bit Up Counter, parallel loadable	2	19	31
	FCTU8A	Fast 8-bit Up Counter, parallel loadable	1	10	17
	FCTU8B	Fast 8-bit Up Counter, parallel loadable	1	9	12
	UDCNT4A	4-bit up/down counter with load, carry-in, and carry-out	5	4	13
	VCTD16C	Very fast 16-bit down counter, delay after load, registered control inputs	1	34	4
	VCTD2CP	2-bit down counter, prescaler, delay after load, use to build VCTD counters	1	5	2
	VCTD2CU	2-bit down counter, upper bits, delay after load, use to build VCTD counters	1	2	3
	VCTD4CL	4-bit down counter, lower bits, delay after load, use to build VCTD counters	1	4	7
	VCTD4CM	4-bit down counter, middle bits, delay after load, use to build VCTD counters	1	4	8
Decoder	DEC2X4	2-to-4 decoder	1		4
	DEC2X4A	2-to-4 decoder with active low outputs	1		4
	DEC3X8	3-to-8 decoder	1		8
	DEC3X8A	3-to-8 decoder with active low outputs	1		8
	DEC4X16A	4-to-16 decoder with active low outputs	2		20
	DECE2X4	2-to-4 decoder with enable	1		4
	DECE2X4A	2-to-4 decoder with enable and active low outputs	1		4
	DECE3X8	3-to-8 decoder with enable	2		11
	DECE3X8A	3-to-8 decoder with enable and active low outputs	2		11
atch	DLC8A	octal latch with clear active low 8-bit Data Latch with active low Clear		8	
	DLE8	octal latch with enable 8-bit Data Latch with active high Enable	1	8	
	DLM8	octal latch with multiplexed data 8-bit Data Latch with Multiplexed Data	1	8	
MUX	MX16	16-to-1 Multiplexor	2		5
- -	MX8	8-to-1 Multiplexor with active high output	2		3
	ABXM	8-to-1 Multiplexor with active low output	2		3
Multiplier	SMULT8	8-bit by 8-bit Multiplier			24:
Shift Register	SREG4A	4-bit shift register with clear active low	1	4	
				-	

Soft Macros—TTL Equivalent

			Maximum Logic		lules
Function	Macro	Description	Levels	S	С
	TA00	2-input NAND	1		1
	TA02	2-input NOR	1		1
	TA04	Inverter	1		1
	TA07	Buffer	1		1
	TA08	2-input AND	1		1
	TA10	3-input NAND	1		1
	TA11	3-input AND	1		1
	TA138	3-to-8 decoder with enable and active low outputs	2		12
	TA139	2-to-4 decoder with active low enable and outputs	1		4
	TA150	16-to-1 multiplexor with active low enable	3		6
	TA151	8-to-1 multiplexor with enable and both active low and active high output	3		5
	TA153	4-to-1 multiplexor with active low enable	2		2
	TA154	4-to-16 decoder with active low outputs and select lines	2		22
	TA 157	2-to-1 multiplexor with active low enable	1		1
	TA160	4-bit decade counter with active low clear and load	4	4	8
	TA161	4-bit binary counter with active low clear and load	3	4	6
	TA164	8-bit serial in, parallel out shift register, active low clear	1	8	
	TA169	4-bit Up/Down Counter	6	4	14
	TA174	hex D-type flip-flop with active low clear	1	6	
	TA175	quadruple D-type flip-flop with active low clear	1	4	
	TA181	ALU			37
	TA 190	4-bit up/down decode counter with up/down mode	7	4	31
	TA 191	4-bit up/down binary counter with up/down mode	7	4	30
	TA 194	4-bit bidirectional universal shift register	1	4	4
	TA 195	4-bit parallel-access shift register	1	4	1
	TA20	4-Input NAND	1		2
	TA21	4-input AND	1		1
	TA269	8-bit up/down binary counter	8	8	28
	TA27	3-input NOR	1		1
	TA273	octal register with clear	1	В	
	TA280	9-bit odd/even parity generator and checker	4		9
	TA32	2-input OR	1		1
	TA377	octal register with active low enable	1	8	
	TA40	4-input NAND	1		2
	TA42	4 to 10 decoder	1		10
	TA51	AND-OR-Invert	1		2
	TA54	4-wide 2-input AND-OR-Invert	2		5
	TA55	2-wide 4-input AND-OR-Invert	2		3
	TA688	8-bit identity comparator	3		9
	TA86	2-input exclusive OR	1		1




Package Pin Assignments 84-Pin PLCC (Top View)



- 1. Unused I/O pins are designated as outputs by ALS and are driven low.
- 2. All unassigned pins are available for use as I/Os.
- 3. MODE must be terminated to circuit ground, except during device programming or debugging.
- 4. $V_{PP} = V_{CC}$, except during device programming.
- 5. V_{SV} = V_{CC}, except during device programming.
 6. V_{KS} = GND, except during device programming.


Package Pin Assignments (continued) 100-Pin PQFP (Top View)



- 1. Unused I/O pins are designated as outputs by ALS and are driven low.
- 2. All unassigned pins are available for use as I/Os.
- MODE must be terminated to circuit ground, except during device programming or debugging.
- 4. $V_{PP} = V_{CC}$, except during device programming.
- 5. $V_{SV} = V_{CC}$, except during device programming.
- 6. V_{KS} = GND, except during device programming.




Package Pin Assignments (continued) 160-Pin PQFP (Top View)



- 1. Unused I/O pins are designated as outputs by ALS and are driven low.
- 2. All unassigned pins are available for use as I/Os.
- MODE must be terminated to circuit ground, except during device programming or debugging.
- 4. $V_{pp} = V_{CC}$, except during device programming.
- 5. $V_{SV} = V_{CC}$, except during device programming.
- 6. V_{KS} = GND, except during device programming.


Package Pin Assignments (continued) 160-Pin PQFP (Top View)



- 1. Unused I/O pins are designated as outputs by ALS and are driven low.
- 2. All unassigned pins are available for use as I/Os.
- MODE must be terminated to circuit ground, except during device programming or debugging.
- 4. $V_{pp} = V_{CC}$, except during device programming.
- 5. $V_{SV} = V_{CC}$, except during device programming.
- 6. V_{KS} = GND, except during device programming.




Package Pin Assignments (continued) 208-Pin PQFP (Top View)



- 1. V_{pp} must be terminated to V_{CC} , except during device programming.
- MODE must be terminated to circuit ground, except during device programming or debugging.
- 3. Unused I/O pins are designated as outputs by ALS and are driven low.
- 4. All unassigned pins are available for use as I/Os.


Package Pin Assignments (continued) 208-Pin PQFP (Top View)



- 1. V_{pp} must be terminated to V_{CC} , except during device programming.
- MODE must be terminated to circuit ground, except during device programming or debugging.
- 3. Unused I/O pins are designated as outputs by ALS and are driven low.
- 4. All unassigned pins are available for use as I/Os.



Package Pin Assignments (continued) 100-Pin CPGA (Top View)




Orientation Pin

Signal	Pad Number	Location
CLKA or I/O	94	C7
CLKB or I/O	95	D6
DCLK or I/O	107	C4
GND	1, 9, 21, 37, 39, 49, 55, 63, 75, 87, 97, 99	C3, F3, J3, C6, J6, J8, C9, F9, J9
HCLK or I/O	42	H6
IOCLK or I/O	81	C10
IOPCL or I/O	54	К9
MODE	7	C2
PRA OR I/O	100	A6
PRB or I/O	36	L3
SDI or I/O	2	В3
V _{cc}	8, 14, 22, 38, 40, 62, 68, 76, 96, 98	F2, K2, B6, K6, B10, F10, K10
V _{KS}	74	E9
V_{PP}	73	E11
V _{SV}	23, 61	G2

- 1. Unused I/O pins are designated as outputs by ALS and are driven low.
- 2. All unassigned pins are available for use as I/Os.
- MODE must be terminated to circuit ground, except during device programming or debugging.
- 4. $V_{pp} = V_{CC}$, except during device programming.
- 5. V_{SV} = V_{CC}, except during device programming.
- 6. V_{KS} = GND, except during device programming.

Package Pin Assignments (continued) 133-Pin CPGA (Top View)




Signal	Pad Number	Location
CLKA or I/O	115	D7
CLKB or I/O	116	B6
DCLK or I/O	134	D4
GND	1, 10, 22, 35, 36, 48, 50, 64, 68, 79, 93, 101, 106, 118, 120, 132	A2, C3, C7, C11, C12, G3, G11, L3, L7, £11, M3, N1:
HCLK or I/O	53	K7
IOCLK or I/O	100	C10
IOPCL or I/O	67	L10
MODE	8	E3
NC		A1, A7, A13, G1, G13, N1, N7, N13
PRA OR I/O	121	A6
PRB or I/O	47	L6
SDI or I/O	2	C2
V _{CC}	9, 16, 23, 39, 49, 51, 65, 78, 84, 94, 117, 119, 127	B2, B7, B12, G2, G12, M2, M7, M12
V _{KS}	92	F10
V_{PP}	91	E11
V _{SV}	24, 77	J2, J12

- 1. Unused I/O pins are designated as outputs by ALS and are driven low.
- 2. All unassigned pins are available for use as I/Os.
- MODE must be terminated to circuit ground, except during device programming or debugging.
- 4. V_{PP} = V_{CC}, except during device programming.
- 5. $V_{SV} = V_{CC}$, except during device programming.
- 6. V_{KS} = GND, except during device programming.



Package Pin Assignments (continued)

175-Pin CPGA (Top View)




Signal	Pad Number	Location
CLKA or I/O	159	C9
CLKB or I/O	160	A9
DCLK or I/O	185	D5
GND	1, 12, 22, 24, 33, 46, 47, 57, 67, 69, 80, 90, 93, 104, 113, 115, 128, 138, 139, 151, 162, 164, 175, 183	D4, D8, D11, D12, E4, H4, H12, L4, L12, M4, M8, M12
HCLK or I/O	72	R8
IOCLK or I/O	137	E12
IOPCL or I/O	92	P13
MODE	10	F3
NC	_	A2, A15, B2, B3, P2, P14, R1, R2, R14, R15
PRA OR I/O	165	B8
PRB or I/O	66	R7
SDI or I/O	2	D3
V _{CC}	11, 21, 23, 34, 53, 68, 70, 86, 103, 114, 116, 129, 144, 161, 163, 178	C3, C8, C13, H3, H13, N3, N8, N13
V _{KS}	127	E14
V _{PP}	126	E15
V _{SV}	35, 102	L1, L14

- 1. Unused I/O pins are designated as outputs by ALS and are driven low.
- 2. All unassigned pins are available for use as I/Os.
- MODE must be terminated to circuit ground, except during device programming or debugging.
- 4. $V_{PP} = V_{CC}$, except during device programming.
- 5. $V_{SV} = V_{CC}$, except during device programming.
- 6. V_{KS} = GND, except during device programming.

Package Pin Assignments (continued)

207-Pin CPGA (Top View)



Signal	Pad Number	Location
CLKA or I/O	185	K1
CLKB or I/O	186	J3
DCLK or I/O	213	E4
GND	1, 13, 27, 29, 41, 55, 56, 68, 80, 82, 94, 106, 109, 120, 133, 135, 151, 161, 162, 175, 188, 190, 200, 210	C15, D4, D5, D9, D14, J4, J14, P3, P4, P9, P14, R15
HCKL or I/O	85	J15
IOCLK or I/O	160	P5
IOPCL or I/O	108	N14
MODE	11	D7
NC	_	A1, A2, A16, A17, B1, B17, C1, C2, S1, S3, S17, T1, T2, T16, T17
PRA OR I/O	191	H1
PRB or I/O	79	K16
SDI or I/O	2	C3
V _{cc}	12, 26, 28, 42, 63, 81, 83, 102, 119, 134, 136, 152, 168, 187, 189, 206	B2, B9, B16, J2, J16, S2, S9, S16
V_{KS}	150	P7
V _{PP}	149	T5
V _{SV}	43, 118	D11, P12

- 1. Unused I/O pins are designated as outputs by ALS and are driven low.
- 2. All unassigned pins are available for use as I/Os.
- MODE must be terminated to circuit ground, except during device programming or debugging.
- 4. Vpp = VCC, except during device programming.
- 5. $V_{SV} = V_{CC}$, except during device programming.
- 6. $V_{KS} = GND$, except during device programming.



Package Pin Assignments (continued)

257-Pin CPGA (Top View)


	1_	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	
Α,	/Q	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	9	1 A
В	O	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	В
c	0	0	0	0	0	0	0	0	0	0	0	0	\circ	0	0	0	0	0	0	c
P	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	D
E	0	0	0	0	0		0		0		0		0			0	0	0	0	E
F	0	0	0	0	,	17								7)		0	0	0	0	F
G	0	0	0	0	0	П								H	0	0	0	0	0	G
H	0	0	0	0		П										0	0	0	0	н
J	0	Ō	0	0	0										0	0	0	0	0	J
K	0	Ō	Ō	Ō	_											0	0	0	0	K
-	Ō	Ō	_	_	O	H									0	0	0	Ō	0	ᅵᅵᅵ
M	O	Ö	Ö	Ö	_	П								-	_	Ŏ	Õ	Õ	Ō	M
N	0	Ô	Ö	Ó	O	$\ $								Ш	O	Ö	O	Ō	O	N
P	0	O	0	Ö		<u></u>	_				_		_	_)		Ö	Ö	O	Ô	P
R	0	Ö	O	\circ	_	_	O	_	Ó	_	Õ	_	O	_	_	Ö	O	Ō	Ō	R
T	\circ	\circ	\circ	\circ	\circ	\circ	\circ	\circ	Ö	Ö	Ö	\circ	\circ	\circ	\circ	\circ	Ö	O	O	T
<u>v</u>	0	\circ	\circ	\circ	\circ	\circ	\circ	\circ	\circ	\circ	\circ	\circ	\circ	\circ	\circ	\circ	\circ	\circ	0	
X	\circ	\circ	\circ	\circ	\circ	\circ	\circ	\circ	\circ	Ö	\circ	\circ	\circ	\circ	\circ	\circ	\circ	Ö	0	X
Y	9	$\overline{}$	<u> </u>	0	<u> </u>	<u> </u>	<u> </u>	0	0			0	_	0	O	$\frac{\circ}{}$	\circ	$\underline{\circ}$	9/	' Y
	1	2	3	4	5	6	.7	8	9	10	11	12	13	14	15	16	17	18	19	

Signal	Pad Number	Location
CLKA or I/O	234	L4
CLKB or I/O	235	L5
DCLK or I/O	273	E4
GND	1, 13, 31, 33, 48, 63, 64, 82, 98, 100, 117, 133, 137, 152, 169, 171, 187, 201, 202, 220, 237, 239, 255, 270	C4, B16, T17, R4, D4, D10, D16, E11, J5, K4, K16, L15, T4, T10, T16
HCLK or I/O	103	J16
IOCLK or I/O	200	T5
IOPCL or I/O	136	R16
MODE	11	A5
NC	(guide pin)	E5
PRA OR I/O	240	J1
PRB or I/O	97	J17
SDI or I/O	2	B4
v _{cc}	12, 30, 32, 49, 74, 99, 101, 123, 151, 170, 172, 189, 214, 236, 238, 261	C3, C10, C17, K3, K17, V3, V10, V17
V _{KS}	186	X7
V _{PP}	185	V7
V _{SV}	50, 150	C13, X14

- 1. Unused I/O pins are designated as outputs by ALS and are driven low.
- 2. All unassigned pins are available for use as I/Os.
- MODE must be terminated to circuit ground, except during device programming or debugging.

- 4. $V_{PP} = V_{CC}$, except during device programming. 5. $V_{SV} = V_{CC}$, except during device programming. 6. $V_{KS} = GND$, except during device programming.


Package Mechanical Details 84-pin PLCC





Lead Count	D, E	D1, E1
84	1.190" ± .005"	1.155" ± .005"




Package Mechanical Details (continued) 100-pin PQFP








Package Mechanical Details (continued) 160-pin PQFP






Package Mechanical Details (continued) 208-pin PQFP




Package Mechanical Details (continued) 100-pin CPGA






Package Mechanical Details (continued) 133-pin CPGA




Package Mechanical Details (continued) 175-pin CPGA






Package Mechanical Details (continued) 207-pin CPGA



Package Mechanical Details (continued) 257-pin CPGA



Using ACT 3 Family I/O Macros

Application Note

The ACT 3 Family from Actel has a complex I/O macro which allows users to implement high speed complex functions entirely in the I/O. Common functions like shift registers operating at 160Mhz, state machines and counters with 7.5 ns clock to output (pin to pin) and 160 Mhz pipeline registers are all implementable in ACT 3 I/Os. This significantly increases capacity and I/O performance of ACT 3 over previous generations of FPGAs. This application note covers several examples of how designers can use these powerful IO macros in real world applications.

ACT 3 I/O Architecture

The ACT 3 family architecture is shown in Figure 1. The logic array consists of rows of Sequential and Combinatorial logic cells with routing channels in between, much like a channeled gate array. I/O modules are located at the periphery of the array. Each I/O module is used to interconnect device signal pins to array inputs and outputs. The I/O module contains specialized circuitry to assist the designer in getting signal on and off chip. Figure 2 shows the detailed block diagram of the ACT 3 I/O module.

I/O Module

The main function of the ACT 3 I/O module is to provide a high-speed high-functionality interface between the pins of the device and the logic array. Data to/from the logic array arrives on the left side of Figure 2. U01 and U02 are the data from the array and 'Y' is the data to the array. The pad is shown on the far right side of Figure 2 and is the input/output pin of the device. Data from the array may be registered in the output register or bypassed using the OTB control signal. If registered, the data may be selectively loaded or held via the synchronous enable signal ODE and asynchronously initialized to a logic Low or High via the IOPCL input. The output drivers have both an individual slew control and individual output enable. The Preset/Clear, OTB and Slew features are usually automatically determined when the user selects the desired I/O macro. For example, the I/O macro ORECTH shown in Figure 3A uses a Clearable output register with High Slew. Correct selections of OTB, Preset/Clear and Slew are made automatically. Another feature of the I/O macro is the ability to feedback the contents of the output register back to the logic array. This allows embedded functions like state machines and shift registers to be easily implemented in the IO macro. Figure 3B shows the FECTML macro and the feedback multiplexor used to select between the output register and the device pad.

When data is sources from the device pad, the input register can be used to capture incoming data. The input register has a synchronous data enable and a Preset/Clear feature similar to the output register. The IDE and IEN signals are used to control the Y multiplexer and the data enable multiplexer and provide the most commonly needed input functions. Again, these signals are usually determined automatically when the user selected the desired macro. For example, the IREC input register macro is shown in Figure 3C and has IDE, IEN and Preset/Clear predetermined to implement the desired functions.

The complex I/O functions available with ACT 3 devices have many common applications. The following sections show several ways in which these applications can make full use of the ACT 3 I/O capabilities in 'real world' systems designs. The three sections are:

- Input Oriented Functions starting on page 3
- · Output Oriented Functions starting on page 10
- · Bi-Directional Oriented Functions starting on page 15

Table 1. ACT 3 I/O Macro Performance

Input Features	
Input Timing Register	167 MHz
Input Pipeline Register	167 MHz
Pulse Stretching Input Register	120 MHz
Input Synchronization	167 MHz
Input Address Holding Register	164 MHz
Input Control Register	167 MHz
Output Functions	
State Machine Output Register	135 MHz
Output Shift Register	167 MHz
Output Pseudo Random Counter	131 MHz
Output Datapath	131 MHz
BI-Directional Functions	
Bi-Directional Registers	167 MHz



An Array with n rows and m columns




Figure 1. Generalized Floor Plan of ACT 3 Device




Figure 2. I/O Macro Block Diagram




Figure 3. VO Macro implementations



Input Oriented Functions

The ACT 3 IO macro has several functions useful when bringing data onto the device. In particular the input data enable control (IDE), the input register bypass multiplexer (and its control signal IMSEL) and the asynchronous PRESET or CLEAR functions can all be used to implement important functions in the IO.

Common Input Oriented macros are shown in Figure 4. Application examples and tips in using these types of macros are shown in more detail starting on page 3.




Figure 4. Common Input Oriented macros

Input Timing Register


Description

ACT 3 I/O macros can be used to implement registers used to capture input signals with precise timing using the IO Clock (IOclk) in conjunction with the High Speed Internal Clock (Hclk). Because they are separate hardwired clock networks, with very low skew (1.3 ns max) IOclk may be skewed with respect to Hclk to adjust timing precisely.

Examples and Tips

- Use the IREC and IREP macros to implement timing registers on input paths. Example applications are asynchronous input metastability hardening, synchronous data bus timing, address sampling, and control signal capturing.
- Use the data enable and the data input on the register to implement complex timing functions.
- Use the Preset or Clear version of the macro in order to determine the state of the associated input on initialization.
 This is insures that all required control inputs are inactive on initialization.


Macro Diagram---IREC



Timing Analysis

A1425A-2	Worst Case Commercial Delays	
Input Set-up Time	1.5 ns	
Clock to Output	3.0 ns	
Routing Delay(FO=2)	1. 4 ns	
Total	4.4 ns	
Fmax (Clock Limited)	167 MHz	

Application Diagram-Input Timing Register





Input Pipeline Register


Description

ACT 3 I/O macros can be used to implement pipeline registers in high performance systems. Pipelined processing inserts register stages between processing elements to increase processing clock rate. This technique increases signal latency, but in latency friendly applications this is a powerful technique. The ACT 3 I/O registers are ideal for registering data going on or off chip in synchronous pipeline processing applications.

Examples and Tips

- Use the IREC or IREP macro to pipeline data on input pins.
 Typical applications are digital signal processing, high speed communications datapaths, graphics processing and networking.
- Use the data enable and the data input on the register to hold data for multiple clock cycles.
- Use the Preset or Clear version of the macro in order to determine the state of the associated output on initialization.
 This insures that all required control outputs are inactive on initialization.
- Use the input bypass multiplexer on the IRECM macro to bypass the pipeline register when flushing the pipe.


Macro Diagram-IREC



Timing Analysis

A1425A-2	Worst Case Commercial Delays	
Input Set-up Time	1.5 ns	
Clock to Output	3.0 ns	
Routing Delay (FO=2)	1.4 ns	
S-module Set-up time	0.8 ns	
Total	5.2 ns	
Fmax (Clock Limited)	167 MHz	

Application Diagram-input Pipeline Register



Pulse Stretching Input Register


Description

ACT 3 I/O macros can be used to stretch timing pulses when control signals dissappear too soon. The enable on the input register can be used to convieniently hold the captured data until processing has been completed..

Examples and Tips

- Use IREC and IREP input registers to stretch input pulses.
 Typical applications are in peripheral interfaces, asynchronous bus control and networking.
- Use the Preset or Clear version of the macro in order to determine the state of the associated output on initialization.
 This is insures that all required control outputs are inactive on initialization.
- Use the IO Clock and the High Speed Clock to adjust timing as needed.


Macro Diagram—IREC



Timing Analysis

A1425A-2	Worst Case Commercial Delays
Input Set-up Time	1.5 ns
Clock to Output	3.0 ns
Routing Delay (FO=2)	1.4 ns
Logic Module delay	2.3 ns
Routing Delay (FO=1)	1.0 ns
Enable Set-up	0.6 ns
Total	8.3 ns
Fmax	120 MHz

Application Diagram—Pulse Stretching Input Register





Input Synchronization


Description

ACT 3 I/O macros can be used to help synchronize asynchronous inputs and increase metastability hardness. The IO macro register is used as the first stage of the synchronizer with additional stages provided by the logic array.

Examples and Tips

- Use the IREC and IREP input registers to synchronize asynchronous inputs. Typical applications include peripheral interface, industrial controls and data acquisition.
- Use the Preset or Clear version of the macro in order to determine the state of the associated output on initialization.
 This is insures that all required control outputs are inactive on initialization.


Macro Diagram-IREC



Timing Analysis

A1425A-2	Worst Case Commercial Delays
Input Set-up Time	1.5 ns
Clock to Output	3.0 ns
Routing Delay (FO=2)	1.4 ns
S-module Set-up time	0.8 ns
Total	5.2 ns
Fmax (Clock Limited)	167 MHz

Application Diagram—Input Synchronization



Input Address Holding Register


Description

ACT 3 I/O macros can be used to implement address holding registers on processor interface applications. The data enable on the input register can be used to capture addresses and hold them during the full processing cycle. The address register output can also be multiplexed with the input pin using the input register bypass multiplexer. This is useful when the address needs to be saved for later use, but the information on the bus (perhaps data on a multiplexed address/data bus) needs to be available also.

Examples and Tips

- Use the IREC and IREP macros to implement address holding registers. Typical applications include synchronous bus interfaces, multiplexed address/data busses and memory control.
- Use the Preset or Clear version of the macro in order to determine the state of the associated output on initialization.
 This is insures that all required control outputs are inactive on initialization.
- Use IO Clock and input data enable in conjunction with the High Speed Clock to control timing of address capture.


Macro Diagram-IREC



Timing Analysis

A1425A-2	Worst Case Commercial Delays
Input Set-up Time	1.5 ns
Logic Module	2.3 ns
Routing Delay (FO=8)	3.2 ns
IO Module enable set-up	0.6 ns
Total	6.1 ns
Fmax (Clock Limited)	164 MHz

Application Diagram-Input Address Holding Register





Input Control Register


Description

ACT 3 I/O macros can be used to implement input control registers for capturing control signals for use inside the device. A simple request acknowledge handshake can be implemented completely in the IO macros in ACT 3 Devices.

Examples and Tips

- Use the IREC and IREP IO macros to implement simple control register functions. Typical applications are request acknowledge handshakes, interrupt requests, chip select, data strobe enables and master slave bus arbitration.
- Use the data enable and the data input on the register to implement complex transition functions.
- Use the Preset or Clear version of the macro in order to determine the state of the associated output on initialization.
 This is insures that all required control outputs are inactive on initialization.
- Use IO Clock in conjunction with the High Speed Clock to solve perverse timing problems when interfacing to unsynchronous busses.


Macro Diagram-IREC




Timing Analysis

A1425A-2	Worst Case Commercial Delays	
Input Set-up Time	1.5 ns	
Clock to Out (Pad to Pad)	7.5 ns	
Clock to Output	3.0 ns	
Routing Delay (FO=2)	1.4 ns	
S-module Set-up time	0.8 ns	
Total	5.2 ns	
Fmax (Clock Limited)	167 MHz	

Application Diagram-input Control Register





Output Oriented Functions

The ACT 3 IO macro has several functions useful when bringing data off the device. In particular the output data enable control (IDE), the output register bypass multiplexer (and its control signal OMSEL), the feedback multiplexer and the asynchronous

PRESET or CLEAR functions can all be used to implement important functions in the IO.

Common Output Oriented macros are shown Figure 5. Application examples and tips in using these types of macros are shown in more detail starting on page 10.




Figure 5. Common Output Oriented macros



State Machine Output Register


Description

ACT 3 I/O macros can be used to implement state registers for control signals which need fast clock to output. Typical applications are DMA controllers, DRAM interface, RISC Processor Interface, fast interchip signaling, timing generation and control, or interleaved memory control.

Examples and Tips

- Use the FEPTMH macro with the feedback multiplexor selected for the direct register output (Low on the select). This cuts the delay by several ns since it need not go through both the output buffer and input buffer. Remember to use a stop set in the timer with the PADs of each register included so this longer path won't be used (The timer can't tell that the mux has selected the internal path).
- Use the data enable and the data input on the register to implement complex transition functions.
- Use the Preset or Clear version of the macro in order to determine the state of the associated output on initialization.
 This is insures that all required control outputs are inactive on initialization.


Macro Diagram-FEPTMH




Timing Analysis

A1425A-2	Worst Case Commercial Delays	
Clock to Out	3.5 ns	
Module Delay (AOI2A)	2.3 ns	
Routing Delay (FO=1)	1.0 ns	
IO Reg set-up	0.6 ns	
Total Delay	7.4 ns	
Fmax	135 MHz	
Clock to Out (Pad to Pad)	7.5 ns	

Application Diagram—State Machine Output Register





Output Shift Register


Description

ACT 3 I/O macros can be used to implement output shift registers utilizing only IO macros. Typical applications are serial communications, network interfaces, bus bandwidth matching and timing generation.

Examples and Tips

- Use the FEPTMH macro with the feedback multiplexor selected for the direct register output (Low on the select). This cuts the delay by several ns since it need not go through both the output buffer and input buffer. Remember to use a stop set in the timer with the PADs of each register included so this longer path won't be used (The timer can't tell that the mux has selected the internal path).
- Use the data enable and the data input on the register to control the transfer of data off chip.
- Use the Preset or Clear version of the macro in order to determine the state of the associated output on initialization.
 This is insures that all required control outputs are inactive on initialization.


Macro Diagram—FEPTMH



Timing Analysis

A1425A-2	Worst Case Commercial Delays
Clock to Out	3.5 ns
IO Reg set-up	0.6 ns
Total Delay	4.1 ns
Fmax (Clock Limited)	167 MHz
Clock to Out (Pad to Pad)	7.5 ns

Application Diagram—Output Shift Register





Output Pseudo Random Counter


Description

ACT 3 I/O macros can be used to implement pseudo random counters for high speed counting and timing functions. This technique results in faster and smaller implementations than traditional binary counters and only costs 1 combination in N^2. Typical applications are FIFO memories, large scratch pad storage, interprocess data transfers and high precision delay generation. Remember to use timing tricks with the IOclock if needed to satisfy perverse system timing constraints.

Examples and Tips

- Use the FEPTMH macro with the feedback multiplexor selected for the direct register output (Low on the select). This cuts the delay by several ns since it need not go through both the output buffer and input buffer. Remember to use a stop set in the timer with the PADs of each register included so this longer path won't be used (The timer can't tell that the mux has selected the internal path).
- Use the data enable and the data input on the register to control timing.
- Use the Preset or Clear version of the macro in order to determine the state of the associated output on initialization.
 This is insures that all required control outputs are inactive on initialization.


Macro Diagram—FEPTMH



Timing Analysis

A1425A-2	Worst Case Commercial Delays
Clock to Out	3.5 ns
Module Delay (XNOR)	2.3 ns
Routing Delay (FO=1)	1.0 ns
IO Reg set-up	0.8 ns
Total Delay	7.6 ns
Fmax	131 MHz
Clock to Out (Pad to Pad)	7.5 ns

Application Diagram—Output Pseudo Random Counter



Output Datapath


Description

ACT 3 I/O macros can be used to implement datapath output registers for common datapath functions like counters, adders, multiplexers, and pipeline registers. Typical applications are digital signal processing, microprocessor peripherals, communications datapaths, networking controllers and algorithm enhancement coprocessors.

Examples and Tips

- Use the FEPTMH macro with the feedback multiplexor selected for the direct register output (Low on the select). This cuts the delay by several ns since it need not go through both the output buffer and input buffer. Remember to use a stop set in the timer with the PADs of each register included so this longer path won't be used (The timer can't tell that the mux has selected the internal path).
- Use the data enable and the data input on the register to control data transfers off chip.
- Use the Preset or Clear version of the macro in order to determine the state of the associated output on initialization.
 This is insures that all required control outputs are inactive on initialization.


Macro Dlagram-FEPTMH



Timing Analysis

A1425A-2	Worst Case Commercial Delays	
Clock to Out	3.5 ns	
Module Delay	2.3 ns	
Routing Delay (FO=1)	1.0 ns	
IO Reg set-up	0.8 ns	
Total Delay	7.6 ns	
Fmax	131 MHz	
Clock to Output (Pad to Pad)	7.5 ns	

Application Diagram—Output Datapath





Bi-Directional Oriented Functions

The ACT 3 IO macro has several functions useful when implementing bi-directional functions. In particular, the input register and output register can be used together to implement

synchronous bus interfaces. Preset and Clear as well as separate data enables on each register provide additional functionality in synchronous bus applications.

Common Bi-directional Oriented macros are shown in page 15. Application examples and tips in using these types of macros are shown in more detail starting on page 15.




Figure 6. Common Bi-Directional Oriented macros

Bi-Directional Registers


Description

ACT 3 I/O macros can be used to implement bi-directional registers for synchronous bus interfaces. Typical applications are synchronous processor bus interfaces, synchronous memory interfaces, interchip bus interfaces, high speed communications datapath switches, and high speed peripheral interfaces. The separate IO clock network can be used in conjunction with the high speed internal clock to adjust timing of data transfers to meet difficult system timing requirements.

Examples and Tips

- Use the DECETH macro to implement synchronous registered bi-directional data busses in ACT 3 devices.
- Use the data enables to control data flow to/from the bus.
- Use the Preset or Clear version of the macro in order to determine the state of the associated output on initialization.
 This is insures that all required control outputs are inactive on initialization. (Remember that preset and clear apply to both registers. Registers can only be both preset or both cleared.
 Other combinations are not allowed.

Macro Diagram—DECETH




Timing Analysis

A1425A-2	Worst Case Commercial Delays
Clock to Out	3.5 ns
IO Reg set-up	0.8 ns
Clock to Output (Pad to Pad)	7.5 ns



Application Diagram—Bi-Directional Registers



Conclusions

ACT 3 devices allow users to implement many complex functions entirely in the IO macros at the periphery of the array. These functions provide improved clock to output and setup times as well as significantly increasing the real capacity of the device.



ACTEL CORPORATION ADMINISTRATIVE OFFICES

ACTEL CORPORATION ADMINISTRATIVE		
1.10	Actel Europe Ltd.	A -d-1 Cbill
Actel Corporation	Intec 2 Wade Road, Basingstoke	Actel GmbH Bahnhofstrasse 15
955 E. Arques Avenue Sunnyvale, CA 94086(408) 739-1010	Wade Road, Basingstoke Hants RG24 8NE U.K+44 (0) 256 29209	85375 Neufahrn Germany+49 (0) 8165 66101
Surary vaic, C11 > 1000		
ACTEL CORPORATION DIRECT SALES OF	FICES	
UNITED STATES		
955 E. Arques Avenue	6525 The Corners Parkway, Suite 400	3800 N. Wilke Road, Suite 300
Sunnyvale, CA 94086(408) 739-1010	Norcross, GA 30092 (404) 409-7888	Arlington Heights, IL 60004(708) 259-1501
6 Venture, Suite 100	1740 Mass Avenue	2350 Lakeside Blvd., Suite 850
Irvine, CA 92718(714) 727-0470	Boxborough, MA 01719(508) 635-0010	Richardson, TX 75082(214) 235-8944
DOMESTIC REPRESENTATIVES		
ALABAMA	IDAHO	ОНЮ
BITS, Inc	First Source(208) 378-4680	J.R. Thornberry Co. (Chagrin Falls) (216) 247-0060
	IOWA	J.R. Thornberry Co. (Columbus)
ARIZONA Luscombe Engineering(602) 949-9333	Carlson Electronic Sales Associates (319) 378-1450	OREGON
	·	L ² Ltd. (503) 629-8555
CALIFORNIA Centaur Corporation (Calabasas)(818) 591-1655	KANSAS DLE Electronics	PENNSYLVANIA
Centaur Corporation (Calabasas)		L-MAR Associates (Lakewood) (717) 798-2730
Centaur Corporation (San Diego)(619) 278-4950	MARYLAND	Omega Electronic Sales (Trevose)(215) 244-4000
[2 Inc. (Roseville)(916) 784-0530	New Era Sales	J.R. Thornberry Co. (Bridgeville)(412) 745-8441
12 Inc. (Santa Clara)(408) 988-3400	MASSACHUSETTS	TEXAS
COLORADO	Advanced Technical Sales, Inc(508) 664-0888	OM Associates (Austin)(512) 794-9971
Thom Luke Sales, Inc(303) 649-9717	MICHIGAN	OM Associates (Houston)(713) 789-4426
CONNECTICUT	Electronic Sources, Inc (313) 227-3598	OM Associates (Richardson)(214) 690-6746
Advanced Technical Sales, Inc(203) 269-3964	MINNESOTA	UTAH
FLORIDA	Gibb Technology Sales(612) 835-3370	First Source (801) 943-6894
QXI, Inc. (St. Petersburg)(813) 894-4556	MISSOURI	WASHINGTON
QXI, Inc. (Fort Lauderdale)(305) 978-0120	John G. Macke Co(314) 432-2830	L ² Ltd. (206) 827-8555
QXI, Inc. (Orlando)	NEW JERSEY	WISCONSIN
QXI, Inc. (Melbourne)(407) 676-1491	Nexus	Martan, Inc. (Mequon) (414) 241-4955
GEORGIA	NEW YORK	CANADA
BITS, Inc. (404) 564-5599	L-MAR Associates (Cicero)(315) 699-0157	Clark-Hurman Associates (Quebec)(514) 426-0453
ILLINOIS	L-MAR Associates (E. Aurora) (716) 655-4992	Clark-Hurman Associates
Martan, Inc. (Schaumburg) (708) 303-5660	L-MAR Associates (Fairport) (716) 425-9100	(Ontario-Brampton)(905) 840-6066
INDIANA	NORTH CAROLINA	Clark-Hurman Associates
Bailey's Electronic Sales & Technology (317) 848-9958	BITS, Inc(919) 676-1880	(Ontario-Nepean)(613) 727-5626
INTERNATIONAL REPRESENTATIVES & I	DISTRIBUTORS	
International Representatives	GERMANY	KOREA
•	Microcomputers Systems Components	Anam Semiconductor
FRANCE Mustronic (Paris)(1) 34 65 9044	(Stutensee-Spoeck) (07249) 9100	Design Co., Ltd. (Seoul)(2) 553 2106
	REIN Components GmbH	NETHERLANDS
ITALY ROAN S.r.l. (Milano)(2) 38 09 3259	(Nettetal) (02153) 733 165	Transfer B.V. (Enschede)(053) 330336
	Thesys Microelectronics (Düsseldorf)(0211) 536020	NORWAY
International Distributors	701 A.C. 1 4	Avnet Nortec A/S (Hvalstad)(66) 84 62 10
AUSTRALIA	(Erfurt)(0361) 427 6000	SOUTH AFRICA
Reptechnic (Neutral Bay, NSW)(2) 953 9844	HONG KONG	ASIC Design Services (Sandton)(11) 803 0163
AUSTRIA	Twin-Star Trading Co. (Kowloon) (852) 341 4282	SPAIN
MSC (München)+49 (0) 89 45 49 19 15	INDIA	Semiconductores S.A. (Madrid)(1) 803 50 52
BELGIUM	Benchmark Systems (Singapore)(65) 299 1605	SWEDEN
Acal Auriema NV/SA (Zaventem)(02) 720 59 83	ISRAEL	Avnet Nortec AB (Solna)(0) 8 629 14 00
DENMARK	RDT Electronics Engineering	SWITZERLAND
Avnet Nortec A/S (Herlev)(42) 84 20 00	(Tel Aviv)(3) 548-3720	Actel Sulzer (Brügg) 0 32 53 63 75
EASTERN EUROPE	ITALY	TAIWAN
Thesys Microelectronics (Erfurt)(0361) 427 6000	Fanton Components S.r.l. (Milan)(02) 489 20341	Aexcel Technology Corporation
EGYPT	LASI Electtronica (Milan)(02) 661 431	(Taipei)
S.E.E. (Cairo)	JAPAN	TURKEY
FINLAND OV Finture in AB (Ferror) (0) 887 22 282	FPGA Technology KK	Inter Muhendislik AS (Istanbul)(1) 349 9400
OY Fintronic AB (Espoo)(0) 887 33 282	(Sakado Takatsu-ku) (44) 812 7447	UNITED KINGDOM
FRANCE	Innotech Corporation (Yokohama-Shi) (45) 474 9000	Gothic-Crellon Ltd. (Wokingham) (0734) 788878 Manhattan Skyline Ltd. (Maidenhead) (0628) 75851
A2M (Paris)	Matsushita Electronics Corporation	Microprocessor & Memory
SCAIB SA (Grenoble)	(Kyoto)(75) 956 9505	Distribution Ltd.(Reading)(0734) 313232
	· · · · · · · · · · · · · · · · · · ·	

DOMESTIC DISTRIBUTORS

Actel products can be purchased from the major distributors listed below:

MARSH ELECTRONICS: call 1-800-558-1238 for the number of the office nearest you.

PIONEER STANDARD ELECTRONICS: call 1-800-874-6633 and PIONEER TECHNOLOGIES: call 1-800-227-1693 for the number of the office nearest you.

WYLE LABORATORIES: call (714) 753-9953 for the number of the office nearest you.

ZENTRONICS, CANADA: call (416) 507-2600 for the number of the office nearest you.