


Features

- High-performance, 8-macrocell Classic EPLD
 - Combinatorial speeds with $t_{PD} = 12$ ns
 - Counter frequencies up to 100 MHz
 - Pipelined data rates up to 125 MHz
- Low power; $I_{CC} = 45$ mA (typical)
- Macrocell flipflops can be individually programmed for registered or combinatorial operation
- Available in 20-pin, one-time-programmable (OTP) plastic packages (see Figure 7):
 - Small-outline integrated circuit (SOIC)
 - Dual in-line package (PDIP)
- Direct replacement for 20-pin PAL/GAL devices

Figure 7. EP330 Package Pin-Out Diagrams

Package outlines not drawn to scale.



General Description

The Altera EP330 EPLD is a high-speed, low-power device that is a direct replacement for GAL 16V8 and most 20-pin PAL programmable logic devices. The EP330 has 8 macrocells, 10 dedicated input pins, and 8 I/O pins (see Figure 8). Each macrocell can access signals from the global bus. The global bus consists of the true and complement forms of the device inputs and the macrocell outputs. Pin 1 can be used as the global Clock for registers in the device or as a dedicated input for combinatorial logic.



Figure 8. EP330 Block Diagram

Figure 9 shows the maximum output drive characteristics of EP330 I/O pins and typical supply current (I_{CC}) versus frequency for the EP330 EPLD.

Figure 9. EP330 Maximum Output Drive Characteristics & I_{CC} vs. Frequency

Absolute Maximum Ratings See *Operating Requirements for Altera Devices* in this data book.

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	Supply voltage	With respect to GND	-2.0	7.0	V
V _{PP}	Programming supply voltage	<i>Note (1)</i>	-2.0	14.0	V
V _I	DC input voltage		-2.0	7.0	V
I _{MAX}	DC V _{CC} or GND current		-160	160	mA
I _{OUT}	DC output current, per pin		-50	50	mA
P _D	Power dissipation			800	mW
T _{STG}	Storage temperature	No bias	-65	150	°C
T _{AMB}	Ambient temperature	Under bias	-65	135	°C

Recommended Operating Conditions

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	Supply voltage		4.75	5.25	V
V _I	Input voltage		0	V _{CC}	V
V _O	Output voltage		0	V _{CC}	V
T _A	Operating temperature	For commercial use	0	70	°C
T _A	Operating temperature	For industrial use	-40	85	°C
t _R	Input rise time	<i>Note (2)</i>		20	ns
t _F	Input fall time	<i>Note (2)</i>		20	ns

DC Operating Conditions Notes (3), (4)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V _{IH}	High-level input voltage		2.0		V _{CC} + 0.3	V
V _{IL}	Low-level input voltage		-0.3		0.8	V
V _{OH}	High-level TTL output voltage	I _{OH} = -12 mA DC	2.4			V
V _{OL}	Low-level output voltage	I _{OL} = 24 mA DC			0.5	V
I _I	Input leakage current	V _I = V _{CC} or GND	-10		10	µA
I _{OZ}	Tri-state output off-state current	V _O = V _{CC} or GND	-10		10	µA
I _{CC1}	V _{CC} supply current (standby)	V _I = V _{CC} or GND, No load, <i>Note (5)</i>		40	75	mA
I _{CC3}	V _{CC} supply current (active)	V _I = V _{CC} or GND, No load, f = 1.0 MHz, <i>Note (5)</i>		45	75	mA

Capacitance Note (6)

Symbol	Parameter	Conditions	Min	Max	Unit
C _{IN}	Input capacitance	V _{IN} = 0 V, f = 1.0 MHz		10	pF
C _{OUT}	Output capacitance	V _{OUT} = 0 V, f = 1.0 MHz		15	pF
C _{CLK}	Clock pin capacitance	V _{IN} = 0 V, f = 1.0 MHz		10	pF

AC Operating Conditions Note (4)

Symbol	Parameter	Conditions	EP330-12		EP330-15		Unit
			Min	Max	Min	Max	
t_{PD1}	Input to non-registered output	C1 = 35 pF		12		15	ns
t_{PD2}	I/O input to non-registered output			13		16	ns
t_{PZx}	Input to output enable			12		15	ns
t_{PXZ}	Input to output disable	C1 = 5 pF, Note (7)		12		15	ns
t_{IO}	I/O input pad and buffer delay			1		1	ns

Global Clock Mode			EP330-12		EP330-15		
Symbol	Parameter	Conditions	Min	Max	Min	Max	Unit
f_{MAX}	Maximum frequency	Note (8)	125		100		MHz
t_{SU}	Setup time		6		8		ns
t_H	Hold time		0		0		ns
t_{CH}	Clock high time		4		5		ns
t_{CL}	Clock low time		4		5		ns
t_{CO1}	Clock to output delay			8		10	ns
t_{CNT}	Minimum clock period			10		12	ns
f_{CNT}	Internal maximum frequency	Note (5)	100		83.3		MHz

Notes to tables:

- (1) Minimum DC input is -0.3 V. During transitions, inputs may undershoot to -2.0 V or overshoot to 7.0 V for periods less than 20 ns under no-load conditions.
- (2) For all Clocks: t_R and t_F = 20 ns.
- (3) Typical values are for $T_A = 25^\circ C$ and $V_{CC} = 5 V$.
- (4) Operating conditions: $V_{CC} = 5 V \pm 5\%$, $T_A = 0^\circ C$ to $70^\circ C$ for commercial use.
 $V_{CC} = 5 V \pm 10\%$, $T_A = -40^\circ C$ to $85^\circ C$ for industrial use.
- (5) Measured with a device programmed as an 8-bit counter. I_{CC} measured at $0^\circ C$.
- (6) Capacitance measured at $25^\circ C$. Sample-tested only. Pin 11 (high-voltage pin during programming) has maximum capacitance of 20 pF.
- (7) Sample-tested only for an output change of 500 mV.
- (8) The f_{MAX} values represent the highest frequency for pipelined data.

Product Availability

Product Grade	Availability
Commercial Temp. ($0^\circ C$ to $70^\circ C$)	EP330-12, EP330-15
Industrial Temp. ($-40^\circ C$ to $85^\circ C$)	EP330-15