



Flash Erasable, Reprogrammable CMOS PAL[®] Device

Features

- Advanced second-generation PAL architecture
- Low power
 - 90 mA max. standard
 - 120 mA max. military
- CMOS Flash EPROM technology for electrical erasability and reprogrammability
- Variable product terms
 - 2 x (8 through 16) product terms
- User-programmable macrocell
 - Output polarity control
 - Individually selectable for registered or combinatorial operation
- Up to 22 input terms and 10 outputs
- DIP, LCC, and PLCC available

- 10 ns commercial
 - 7 ns t_{CO}
 - 5 ns t_s
 - 10 ns t_{pp}
 - 100-MHz state machine
- 12 ns military and industrial
 - 10 ns t_{CO}
 - 5 ns t_s
 - 12 ns t_{pp}
 - 83-MHz state machine
- A 15-ns commercial and military version is available, fully consistent with Cypress PALC22V10B-15 AD/DC specifications
- A 25-ns commercial and military version is available, fully consistent with Cypress PALC22V10-25 AC and DC specifications

High reliability


- Proven Flash EPROM technology
- 100% programming and functional testing

Functional Description

The Cypress PAL C 22V10D is a CMOS Flash Erasable second-generation programmable array logic device. It is implemented with the familiar sum-of-products (AND-OR) logic structure and a new concept, the "Programmable Macrocell."


The PAL C 22V10D is executed in a 24-pin 300-mil molded DIP, a 300-mil cerDIP, a 28-lead square ceramic leadless chip carrier, a 28-lead square plastic leaded chip carrier, and provides up to 22 inputs and 10 outputs. The 22V10D can be electrically

Logic Block Diagram (PDIP/CDIP)



V10D-1

Pin Configuration



PAL is a registered trademark of Monolithic Memories Inc.

Functional Description (continued)

erased and reprogrammed. The programmable macrocell provides the capability of defining the architecture of each output individually. Each of the 10 potential outputs may be specified as "registered" or "combinatorial." Polarity of each output may also be individually selected, allowing complete flexibility of output configuration. Further configurability is provided through "array" configurable "output enable" for each potential output. This feature allows the 10 outputs to be reconfigured as inputs on an individual basis, or alternately used as a combination I/O controlled by the programmable array.

PAL C 22V10D features a "variable product term" architecture. There are 5 pairs of product terms beginning at 8 product terms per output and incrementing by 2 to 16 product terms per output. By providing this variable structure, the PAL C 22V10D is optimized to the configurations found in a majority of applications without creating devices that burden the product term structures with unusable product terms and lower performance.

Additional features of the Cypress PAL C 22V10D include a synchronous preset and an asynchronous reset product term. These product terms are common to all macrocells, eliminating the need to dedicate standard product terms for initialization functions. The device automatically resets upon power-up.

The PAL C 22V10D featuring programmable macrocells and variable product terms provides a device with the flexibility to implement logic functions in the 500- to 800-gate-array complexity. Since each of the 10 output pins may be individually configured as inputs on a temporary or permanent basis, functions requiring up to 21 inputs and only a single output and down to 12 inputs and 10 outputs are possible. The 10 potential outputs are enabled


using product terms. Any output pin may be permanently selected as an output or arbitrarily enabled as an output and an input through the selective use of individual product terms associated with each output. Each of these outputs is achieved through an individual programmable macrocell. These macrocells are programmable to provide a combinatorial or registered inverting or non-inverting output. In a registered mode of operation, the output of the register is fed back into the array, providing current status information to the array. This information is available for establishing the next result in applications such as control state machines. In a combinatorial configuration, the combinatorial output or, if the output is disabled, the signal present on the I/O pin is made available to the array. The flexibility provided by both programmable product term control of the outputs and variable product terms allows a significant gain in functional density through the use of programmable logic.

Along with this increase in functional density, the Cypress PAL C 22V10D provides lower-power operation through the use of CMOS technology, and increased testability with Flash reprogrammability.

Configuration Table 1

Registered/Combinatorial		
C ₁	C ₀	Configuration
0	0	Registered/Active LOW
0	1	Registered/Active HIGH
1	0	Combinatorial/Active LOW
1	1	Combinatorial/Active HIGH

Macrocell



4
PLDs

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature	- 65°C to +150°C	Latch-Up Current	>200 mA
Ambient Temperature with Power Applied	- 55°C to +125°C		
Supply Voltage to Ground Potential (Pin 24 to Pin 12)	- 0.5V to +7.0V		
DC Voltage Applied to Outputs in High Z State	- 0.5V to +7.0V		
DC Input Voltage	- 3.0V to +7.0V		
Output Current into Outputs (Low)	16 mA		
DC Programming Voltage	12.5V		

Operating Range

Range	Ambient Temperature	V _{CC}
Commercial	0°C to +75°C	5V ±5%
Military ^[1]	- 55°C to +125°C	5V ±10%
Industrial	- 40°C to +85°C	5V ±10%

Electrical Characteristics Over the Operating Range^[2]

Parameters	Description	Test Conditions		Min.	Max.	Units
		V _{CC} = Min., V _{IN} = V _{IH} or V _{IL}	I _{OH} = - 3.2 mA I _{OH} = - 2 mA			
V _{OH}	Output HIGH Voltage	V _{CC} = Min., V _{IN} = V _{IH} or V _{IL}	I _{OH} = - 3.2 mA	2.4		V
			I _{OH} = - 2 mA			
V _{OL}	Output LOW Voltage	V _{CC} = Min., V _{IN} = V _{IH} or V _{IL}	I _{OL} = 16 mA		0.5	V
			I _{OL} = 12 mA			
V _{IH}	Input HIGH Level	Guaranteed Input Logical HIGH Voltage for All Inputs ^[3]		2.0		V
V _{IL}	Input LOW Level	Guaranteed Input Logical LOW Voltage for All Inputs ^[3]			0.8	V
I _{Ix}	Input Leakage Current	V _{SS} ≤ V _{IN} ≤ V _{CC} , V _{CC} = Max.		- 10	10	µA
I _{OZ}	Output Leakage Current	V _{CC} = Max., V _{SS} ≤ V _{OUT} ≤ V _{CC}		- 40	40	µA
I _{SC}	Output Short Circuit Current	V _{CC} = Max., V _{OUT} = 0.5V ^[4, 5]		- 30	- 90	mA
I _{CC1}	Standby Power Supply Current	V _{CC} = Max., V _{IN} = GND Outputs Open in Unprogrammed Device	Com'l/Ind		90	mA
			Mil		120	mA

Capacitance^[5]

Parameters	Description	Test Conditions	Min.	Max.	Units
C _{IN}	Input Capacitance	V _{IN} = 2.0V @ f = 1 MHz		10	pF
C _{OUT}	Output Capacitance	V _{OUT} = 2.0V @ f = 1 MHz		10	pF

Notes:

1. T_A is the "instant on" case temperature.
2. See the last page of this specification for Group A subgroup testing information.
3. These are absolute values with respect to device ground. All overshoots due to system or tester noise are included.
4. Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second. V_{OUT} = 0.5V has been chosen to avoid test problems caused by tester ground degradation.
5. Tested initially and after any design or process changes that may affect these parameters.

Switching Characteristics PALC22V10D^[2, 6]


Parameters	Description	Commercial						Military & Industrial						Units
		-10		-15		-25		-12		-15		-25		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t _{PD}	Input to Output Propagation Delay ^[7]		10		15		25		12		15		25	ns
t _{EA}	Input to Output Enable Delay		10		15		25		12		15		25	ns
t _{ER}	Input to Output Disable Delay ^[8]		10		15		25		12		15		25	ns
t _{CO}	Clock to Output Delay ^[7]		7		10		15		10		10		15	ns
t _S	Input or Feedback Set-Up Time	5		10		15		5		10		18		ns
t _H	Input Hold Time	0		0		0		0		0		0		ns
t _P	External Clock Period (t _{CO} + t _S)	11.1		20		30		15		20		33		ns
t _{WH}	Clock Width HIGH ^[5]	3		6		12		4		6		14		ns
t _{WL}	Clock Width LOW ^[5]	3		6		12		4		6		14		ns
f _{MAX1}	External Maximum Frequency (1/(t _{CO} + t _S)) ^[9]	90		50		33.3		66.6		50		30.3		MHz
f _{MAX2}	Data Path Maximum Frequency (1/(t _{WH} + t _{WL})) ^[5, 10]	142		83.3		41.6		125		83.3		35.7		MHz
f _{MAX3}	Internal Feedback Maximum Frequency (1/(t _{CF} + t _S)) ^[5, 11]	100		80		35.7		83		80		32.2		MHz
t _{CF}	Register Clock to Feedback Input ^[12]		5		2.5		13		7		2.5		13	ns
t _{AW}	Asynchronous Reset Width	10		15		25		12		15		25		ns
t _{AR}	Asynchronous Reset Recovery Time	6		10		25		8		12		25		ns
t _{AP}	Asynchronous Reset to Registered Output Delay		12		20		25		15		20		25	ns
t _{SPR}	Synchronous Preset Recovery Time	6		10		25		8		20		25		ns
t _{PR}	Power-Up Reset Time ^[5, 13]	1.0		1.0		1.0		1.0		1.0		1.0		μs

Notes:

- Part (a) of AC Test Loads and Waveforms is used for all parameters except t_{ER}, t_{PZX}, and t_{PR}. Part (b) of AC Test Loads and Waveforms is used for t_{ER}, t_{PZX} and t_{PR}.
- This specification is guaranteed for all device outputs changing state in a given access cycle.
- This parameter is measured as the time after output disable input that the previous output data state remains stable on the output. This delay is measured to the point at which a previous HIGH level has fallen to 0.5 volts below V_{OH} min. or a previous LOW level has risen to 0.5 volts above V_{OL} max. Please see part (d) of AC Test Loads and Waveforms for enable and disable test waveforms and measurement reference levels. The test load of part (b) of AC Test Loads and Waveforms is used for measuring t_{ER} only.
- This specification indicates the guaranteed maximum frequency at which a state machine configuration with external feedback can operate.
- This specification indicates the guaranteed maximum frequency at which an individual output register can be cycled.
- This specification indicates the guaranteed maximum frequency at which a state machine configuration with internal only feedback can operate.
- This parameter is calculated from the clock period at f_{MAX} internal (1/f_{MAX3}) as measured (see Note 11 above) minus t_S.
- The registers in the PALC22V10D have been designed with the capability to reset during system power-up. Following power-up, all registers will be reset to a logic LOW state. The output state will depend on the polarity of the output buffer. This feature is useful in establishing state machine initialization. To insure proper operation, the rise in V_{CC} must be monotonic and the timing constraints depicted in Power-Up Reset Waveform must be satisfied.



4
PLDS

AC Test Loads and Waveforms



Equivalent to: THEVENIN EQUIVALENT (Commercial)

Equivalent to: THEVENIN EQUIVALENT (Military)




Load Speed	C_L	Package
10 ns	50 pF	PDIP, CDIP, PLCC, LCC


Parameter	V_X	Output Waveform—Measurement Level
$t_{ER}(-)$	1.5V	V_{OH} 0.5V V_X V100-9
$t_{ER}(+)$	2.6V	V_{OL} 0.5V V_X V100-10
$t_{EA}(+)$	V_{thc}	V_X 0.5V V_{OH} V100-11
$t_{EA}(-)$	V_{thc}	V_X 0.5V V_{OL} V100-12

(d) Test Waveforms


Switching Waveform



Power-Up Reset Waveform^[13]



Functional Logic Diagram for PALC22V10D



Ordering Information

I _{CC} (mA)	t _{PD} (ns)	t _S (ns)	t _{CO} (ns)	Ordering Code	Package	Operating Range
90	10	5	7	PALC22V10D-10JC	J64	Commercial
				PALC22V10D-10PC	P13	
120	10	5	7	PALC22V10D-12DMB	D14	Military/Industrial
				PALC22V10D-12JI	J64	
				PALC22V10D-12KMB	K73	
				PALC22V10D-12LMB	L64	
				PALC22V10D-12PI	P13	
90	15	10	10	PALC22V10D-15JC	J64	Commercial
				PALC22V10D-15PC	P13	
120	15	10	10	PALC22V10D-15DMB	D14	Military/Industrial
				PALC22V10D-15JI	J64	
				PALC22V10D-15KMB	K73	
				PALC22V10D-15LMB	L64	
				PALC22V10D-15PI	P13	
90	25	15	15	PALC22V10D-25JC	J64	Commercial
				PALC22V10D-25PC	P13	
120	25	15	15	PALC22V10D-25DMB	D14	Military/Industrial
				PALC22V10D-25JI	J64	
				PALC22V10D-25KMB	K73	
				PALC22V10D-25LMB	L64	
				PALC22V10D-25PI	P13	

MILITARY SPECIFICATIONS
Group A Subgroup Testing
DC Characteristics

Parameters	Subgroups
V _{OH}	1, 2, 3
V _{OL}	1, 2, 3
V _{IH}	1, 2, 3
V _{IL}	1, 2, 3
I _{Ix}	1, 2, 3
I _{OZ}	1, 2, 3
I _{CC}	1, 2, 3

Switching Characteristics

Parameters	Subgroups
t _{PD}	7, 8, 9, 10, 11
t _{CO}	7, 8, 9, 10, 11
t _S	7, 8, 9, 10, 11
t _H	7, 8, 9, 10, 11

Document #: 38-00185-B