

# M37704E2-XXXFP, M37704E2AXXXFP M37704E2FS, M37704E2AFS

PROM VERSION of M37704M2-XXXFP, M37704M2AXXXFP

**DESCRIPTION**

The M37704E2-XXXFP and the M37704E2AXXXFP are single-chip microcomputers designed with high-performance CMOS silicon gate technology. These are housed in a 80-pin plastic molded QFP. The features of these chips are similar to those of the M37704M2-XXXFP and the M37704M2AXXXFP except that this chip has 16K-byte PROM built in.


These single-chip microcomputers have a large 16M bytes address space, three instruction queue buffers, and two data buffers for high-speed instruction execution. The CPU is a 16-bit parallel processor that can also be switched to perform 8-bit parallel processing. These microcomputers are suitable for office, business, and industrial equipment controller that require high-speed processing of large data. Also, the incorporated motor control circuit makes these microcomputers suitable for control of equipment that requires motor control.

Since general purpose PROM writers can be used for the built-in PROM, this chip is suitable for small quantity production runs. The M37704E2FS (8MHz version) and M37704E2AFS (16MHz version) with erasable ROM that are housed in a windowed ceramic LCC are also provided. The differences between M37704E2-XXXFP and the M37704E2AXXXFP are the external clock input frequency as shown below. Therefore, the following descriptions will be for the M37704E2-XXXFP unless otherwise noted.

Type name	External clock input frequency
M37704E2-XXXFP	8 MHz
M37704E2AXXXFP	16MHz

**DISTINCTIVE FEATURES**

- Number of basic instructions ..... 103
- Memory size PROM ..... 16K bytes
- RAM ..... 512 bytes
- Instruction execution time
  - M37704E2-XXXFP
    - (The fastest instruction at 8 MHz frequency) ..... 500ns
  - M37704E2AXXXFP
    - (The fastest instruction at 16 MHz frequency) ..... 250ns
- Single power supply ..... 5V±5%
- Low power dissipation (at 8 MHz frequency)
  - ..... 30mW (Typ.)
- Interrupts ..... 19 types 7 levels
- Multiple function 16-bit timer ..... 5+3
  - (Three-phase motor drive waveform or pulse motor drive waveform can be output.)
- UART (may also be synchronous) ..... 2
- 8-bit A-D converter ..... 8-channel inputs
- 12-bit watchdog timer
- Programmable input/output
  - (ports P0, P1, P2, P3, P4, P5, P6, P7, P8) ..... 68

**PIN CONFIGURATION (TOP VIEW)**

\*: Used in the evaluation chip mode only


**APPLICATION**

Control devices for office equipment such as copiers, printers, typewriters, facsimiles, word processors, and personal computers

Control devices for industrial equipment such as ME, NC, general purpose inverter and measuring instruments

**MITSUBISHI MICROCOMPUTERS**  
**M37704E2-XXXFP, M37704E2AXXXFP**  
**M37704E2FS, M37704E2AFS**

**PROM VERSION of M37704M2-XXXFP, M37704M2AXXXFP**



**MITSUBISHI MICROCOMPUTERS**  
**M37704E2-XXXFP, M37704E2AXXXFP**  
**M37704E2FS, M37704E2AFS**

**PROM VERSION of M37704M2-XXXFP, M37704M2AXXXFP**

**FUNCTIONS OF M37704E2-XXXFP**

Parameter		Functions
Number of basic instructions		103
Instruction execution time	M37704E2-XXXFP, M37704E2FS	500ns (the fastest instructions, at 8MHz frequency)
	M37704E2AXXXFP, M37704E2AFS	250ns (the fastest instructions, at 16MHz frequency)
Memory size		16K bytes
RAM		512 bytes
Input/Output ports	P0~P2, P4~P8	8-bit×8
	P3	4-bit×1
Multi-function timers	TA0, TA1, TA2, TA3, TA4	16-bit×5
	TB0, TB1, TB2	16-bit×3
Serial I/O		(UART or clock synchronous serial I/O)×2
A-D converter		8-bit×1 (8 channels)
Watchdog timer		12-bit×1
Dead-time timer		8-bit×3
Interrupts		3 external types, 16 internal types (Each interrupt can be set the priority levels to 0 ~ 7.)
Clock generating circuit		Built-in(externally connected to a ceramic resonator or quartz crystal resonator)
Supply voltage		5 V±5 %
Power dissipation		30mW(at external 8 MHz frequency)
Input/Output characteristic	Input/Output voltage	5 V
	Output current	5 mA
Memory expansion		Maximum 16M bytes
Operating temperature range		-10~70°C
Device structure		CMOS high-performance silicon gate process
Package	M37704E2-XXXFP, M37704E2AXXXFP	80-pin plastic molded QFP
	M37704E2FS, M37704E2AFS	80-pin ceramic LCC (with a window)

**M37704E2-XXXFP, M37704E2AXXXFP  
M37704E2FS, M37704E2AFS**

**PROM VERSION of M37704M2-XXXFP, M37704M2AXXXFP**

**PIN DESCRIPTION (NORMAL MODE)**

Pin	Name	Input/Output	Functions
V <sub>CC</sub> , V <sub>SS</sub>	Power supply		Supply 5 V± 5% to V <sub>CC</sub> and 0 V to V <sub>SS</sub> .
CNV <sub>SS</sub>	CNV <sub>SS</sub> input	Input	This pin controls the processor mode. Connect to V <sub>SS</sub> for single-chip mode.
RESET	Reset input	Input	To enter the reset state, this pin must be kept at a "L" condition which should be maintained for the required time.
X <sub>IN</sub>	Clock input	Input	These are I/O pins of internal clock generating circuit. Connect a ceramic or quartz crystal resonator between X <sub>IN</sub> and X <sub>OUT</sub> . When an external clock is used, the clock source should be connected to the X <sub>IN</sub> pin
X <sub>OUT</sub>	Clock output	Output	and the X <sub>OUT</sub> pin should be left open.
E	Enable output	Output	Data or instruction read and data write are performed when output from this pin is "L".
BYTE	Bus width selection input	Input	In memory expansion mode or microprocessor mode, this pin determines whether the external data bus is 8-bit width or 16-bit width. The width is 16 bits when "L" signal inputs and 8 bits when "H" signal inputs.
AV <sub>CC</sub> , AV <sub>SS</sub>	Analog supply input		Power supply for the A-D converter. Connect AV <sub>CC</sub> to V <sub>CC</sub> and AV <sub>SS</sub> to V <sub>SS</sub> externally.
V <sub>REF</sub>	Reference voltage input	Input	This is reference voltage input pin for the A-D converter.
P0 <sub>0</sub> ~P0 <sub>7</sub>	I/O port P0	I/O	In single-chip mode, port P0 becomes an 8-bit I/O port. An I/O directional register is available so that each pin can be programmed for input or output. These ports are in input mode when reset. Address(A <sub>7</sub> ~A <sub>0</sub> ) is output in memory expansion mode or microprocessor mode.
P1 <sub>0</sub> ~P1 <sub>7</sub>	I/O port P1	I/O	In single-chip mode, these pins have the same functions as port P0. When the BYTE pin is set to "L" in memory expansion mode or microprocessor mode and external data bus is 16-bit width, high-order data (D <sub>15</sub> ~D <sub>8</sub> ) is input or output when E output is "L" and an address (A <sub>15</sub> ~A <sub>8</sub> ) is output when E output is "H". If the BYTE pin is "H" that is an external data bus is 8-bit width, only address(A <sub>15</sub> ~A <sub>8</sub> ) is output.
P2 <sub>0</sub> ~P2 <sub>7</sub>	I/O port P2	I/O	In single-chip mode, these pins have the same functions as port P0. In memory expansion mode or microprocessor mode low-order data(D <sub>7</sub> ~D <sub>0</sub> ) is input or output when E output is "L" and an address(A <sub>23</sub> ~A <sub>16</sub> ) is output when E output is "H".
P3 <sub>0</sub> ~P3 <sub>3</sub>	I/O port P3	I/O	In single-chip mode, these pins have the same functions as port P0. In memory expansion mode or microprocessor mode, R/W, BHE, ALE, and HLDA signals are output.
P4 <sub>0</sub> ~P4 <sub>7</sub>	I/O port P4	I/O	In single-chip mode, these pins have the same functions as port P0. In memory expansion mode or microprocessor mode, P4 <sub>0</sub> and P4 <sub>1</sub> become HOLD and RDY input pin respectively. Functions of other pins are the same as in single-chip mode. In single-chip mode or memory expansion mode, port P4 <sub>2</sub> can be programmed for φ <sub>1</sub> output pin divided the clock to X <sub>IN</sub> pin by 2. In microprocessor mode, P4 <sub>2</sub> always has the function as φ <sub>1</sub> output pin.
P5 <sub>0</sub> ~P5 <sub>7</sub>	I/O port P5	I/O	In addition to having the same functions as port P0 in single-chip mode, these pins also function as I/O pins for timer A0, timer A1, timer A2, and timer A3. P5 <sub>0</sub> to P5 <sub>3</sub> also have the function as motor control output pins.
P6 <sub>0</sub> ~P6 <sub>7</sub>	I/O port P6	I/O	In addition to having the same functions as port P0 in single-chip mode, these pins also function as I/O pins for timer A4, external interrupt input INT <sub>0</sub> , INT <sub>1</sub> , and INT <sub>2</sub> pins, and input pins for timer B0, timer B1, and timer B2. P6 <sub>0</sub> and P6 <sub>2</sub> also have the function as motor control output pins.
P7 <sub>0</sub> ~P7 <sub>7</sub>	I/O port P7	I/O	In addition to having the same functions as port P0 in single-chip mode, these pins also function as analog input AN <sub>0</sub> ~AN <sub>7</sub> input pins. P7 <sub>7</sub> also has an A-D conversion trigger input function.
P8 <sub>0</sub> ~P8 <sub>7</sub>	I/O port P8	I/O	In addition to having the same functions as port P0 in single-chip mode, these pins also function as RxD, TxD, CLK, CTS/RTS pins for UART 0 and UART 1.

**M37704E2-XXXFP, M37704E2AXXXFP  
M37704E2FS, M37704E2AFS**

**PROM VERSION of M37704M2-XXXFP, M37704M2AXXXFP**

**PIN DESCRIPTION (PROM MODE)**

Pin	Name	Input/Output	Functions
V <sub>CC</sub> , V <sub>SS</sub>	Power supply		Supply 5 V± 5 % to V <sub>CC</sub> and 0 V to V <sub>SS</sub> .
CNV <sub>SS</sub>	V <sub>PP</sub> Input	Input	Connect to V <sub>PP</sub> when programming or verifying.
BYTE	V <sub>PP</sub> Input	Input	Connect to V <sub>PP</sub> when programming or verifying.
RESET	Reset input	Input	Connect to V <sub>SS</sub> .
X <sub>IN</sub>	Clock input	Input	Connect a ceramic resonator between X <sub>IN</sub> and X <sub>OUT</sub> .
X <sub>OUT</sub>	Clock output	Output	
Ē	Enable output	Output	Keep open.
AV <sub>CC</sub> , AV <sub>SS</sub>	A-D power supply	Input	Connect AV <sub>CC</sub> to V <sub>CC</sub> and AV <sub>SS</sub> to V <sub>SS</sub> .
V <sub>REF</sub>	Reference voltage input	Input	Connect to V <sub>SS</sub> .
P0 <sub>0</sub> ~P0 <sub>7</sub>	Address input (A <sub>0</sub> ~A <sub>7</sub> )	Input	Port P0 functions as the lower 8 bits address input (A <sub>0</sub> ~A <sub>7</sub> ).
P1 <sub>0</sub> ~P1 <sub>7</sub>	Address input (A <sub>8</sub> ~A <sub>15</sub> )	Input	Port P1 <sub>0</sub> ~P1 <sub>8</sub> functions as the higher 7 bits address input (A <sub>8</sub> ~A <sub>15</sub> ). Connect P1 <sub>7</sub> to V <sub>CC</sub> .
P2 <sub>0</sub> ~P2 <sub>7</sub>	Data I/O (D <sub>0</sub> ~D <sub>7</sub> )	I/O	Port P2 functions as the 8 bits data bus (D <sub>0</sub> ~D <sub>7</sub> ).
P3 <sub>0</sub> ~P3 <sub>3</sub>	Input port P3	Input	Connect to V <sub>SS</sub> .
P4 <sub>0</sub> ~P4 <sub>7</sub>	Input port P4	Input	Connect to V <sub>SS</sub> .
P5 <sub>0</sub> ~P5 <sub>7</sub>	Control signal input	Input	P5 <sub>1</sub> and P5 <sub>2</sub> functions as Œ and CE input pin. Connect P5 <sub>0</sub> , P5 <sub>3</sub> , P5 <sub>4</sub> and P5 <sub>5</sub> to V <sub>CC</sub> . Connect P5 <sub>6</sub> and P5 <sub>7</sub> to V <sub>SS</sub> .
P6 <sub>0</sub> ~P6 <sub>7</sub>	Input port P6	Input	Connect to V <sub>SS</sub> .
P7 <sub>0</sub> ~P7 <sub>7</sub>	Input port P7	Input	Connect to V <sub>SS</sub> .
P8 <sub>0</sub> ~P8 <sub>7</sub>	Input port P8	Input	Connect to V <sub>SS</sub> .

# M37704E2-XXXFP, M37704E2AXXXFP M37704E2FS, M37704E2AFS

## PROM VERSION of M37704M2-XXXFP, M37704M2AXXXFP

### EPROM MODE

The M37704E2-XXXFP features an EPROM mode in addition to its normal modes. When the RESET signal level is "L", the chip automatically enters the EPROM mode. Table 1 lists the correspondence between pins and Fig. 1 gives the pin connections in the EPROM mode.

When in the EPROM mode, ports P0, P1, P2, P5<sub>1</sub>, P5<sub>2</sub>, CNV<sub>SS</sub> and BYTE are used for the EPROM (equivalent to the M5M27C256K). When in this mode, the built-in PROM can be written to or read from using these pins in the same way as with the M5M27C256K.

This chip does not have Device Identifier Mode, so that set the corresponding program algorithm. The program area should specify address 4000<sub>16</sub> ~ 7FFF<sub>16</sub> for the M37704E2-XXXFP.

Set the clock which is either ceramic resonator or external clock to X<sub>IN</sub> pin and X<sub>OUT</sub> pin.

Table 1 Pin function in EPROM programming mode

	M37704E2-XXXFP	M5M27C256K
V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>
V <sub>PP</sub>	CNV <sub>SS</sub> , BYTE	V <sub>PP</sub>
V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>
Address Input	Ports P0, P1 <sub>0</sub> ~P1 <sub>6</sub>	A <sub>0</sub> ~A <sub>14</sub>
Data I/O	Port P2	D <sub>0</sub> ~D <sub>7</sub>
CE	P5 <sub>2</sub>	CE
OE	P5 <sub>1</sub>	OE




Fig. 1 Pin connection in EPROM programming mode

# M37704E2-XXXFP, M37704E2AXXXFP M37704E2FS, M37704E2AFS

## PROM VERSION of M37704M2-XXXFP, M37704M2AXXXFP

### FUNCTION IN EPROM MODE

#### Reading

To read the PROM, set the  $\overline{CE}$  and  $\overline{OE}$  pins to a "L" level. Input the address of the data ( $A_0 \sim A_{14}$ ) to be read and the data will be output to the I/O pins  $D_0 \sim D_7$ . The data I/O pins will be floating when either the  $\overline{CE}$  or  $\overline{OE}$  pins are in the "H" state.

#### Writing

To write to the PROM, set the  $\overline{OE}$  pin to a "H" level. The CPU will enter the program mode when  $V_{PP}$  is applied to the  $V_{PP}$  pin. The address to be written to is selected with pins  $A_0 \sim A_{14}$ , and the data to be written is input to pins  $D_0 \sim D_7$ . Set the  $\overline{CE}$  pin to a "L" level to begin writing.

#### Erasing

To erase data on this chip, use an ultraviolet light source with a 2537 Angstrom wave length. The minimum radiation power necessary for erasing is  $15 \text{ W} \cdot \text{s}/\text{cm}^2$ .

(M37704E2FS, M37704E2AFS)

### FAST PROGRAMMING ALGORITHM

To program the M37704E2-XXXFP with fast programming algorithm, first set  $V_{CC}=6V$ ,  $V_{PP}=12.5$ , and set the address to "0". Apply a 1ms write pulse, check that the data can be read, and if it cannot be read OK, repeat the procedure, applying a 1ms write pulse and checking that the data can be read until it can be read OK. Record the accumulated number of pulse applied (N) before the data can be read OK, and then write the data again, applying a further three times this number of pulses ( $3 \times N$  ms).

When this series of write operations is complete, increment the address, and continue to repeat the procedure above until the last address has been reached.

Finally, when all addresses have been written, read with  $V_{CC}=V_{PP}=5V$  (or  $V_{CC}=V_{PP}=5.25V$ ).

### Program operation


AC ELECTRICAL CHARACTERISTICS ( $T_a=25 \pm 5^\circ\text{C}$ ,  $V_{CC}=6V \pm 0.25V$ ,  $V_{PP}=12.5 \pm 0.3V$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_{AS}$	Address setup time			2		$\mu\text{s}$
$t_{OES}$	OE setup time			2		$\mu\text{s}$
$t_{DS}$	Data setup time			2		$\mu\text{s}$
$t_{AH}$	Address hold time			0		$\mu\text{s}$
$t_{DH}$	Data hold time			2		$\mu\text{s}$
$t_{DFF}$	Output enable to output float delay			0	130	ns
$t_{VCS}$	$V_{CC}$ setup time			2		$\mu\text{s}$
$t_{VPS}$	$V_{PP}$ setup time			2		$\mu\text{s}$
$t_{FPW}$	$\overline{CE}$ initial program pulse width		0.95	1	1.05	ms
$t_{OPW}$	$\overline{CE}$ over program pulse width		2.85		78.75	ms
$t_{OE}$	Data valid from $\overline{OE}$				150	ns


**MITSUBISHI MICROCOMPUTERS**  
**M37704E2-XXXFP, M37704E2AXXXFP**  
**M37704E2FS, M37704E2AFS**

**PROM VERSION of M37704M2-XXXFP, M37704M2AXXXFP**

### AC waveforms



### Fast programming algorithm flow chart



**M37704E2-XXXFP, M37704E2AXXXFP  
M37704E2FS, M37704E2AFS**

**PROM VERSION of M37704M2-XXXFP, M37704M2AXXXFP**

**SAFETY INSTRUCTIONS**

- (1) Sunlight and fluorescent lamp contain light that can erase written information. When using in read mode, be sure to cover the transparent glass portion with a seal or other materials (ceramic package product).
- (2) Mitsubishi Electric corp. provides the seal for covering the transparent glass. Take care that the seal does not touch the read pins (ceramic package product).
- (3) Clean the transparent glass before erasing. Fingers'flat and paste disturb the passage of ultraviolet rays and may affect badly the erasure capability (ceramic package product).
- (4) A high voltage is used for writing. Take care that over-voltage is not applied. Take care especially at power on.
- (5) The programmable M37704E2FP and M37704E2AFP that are shipped in blank are also provided. For the M37704E2FP and M37704E2AFP, Mitsubishi Electric corp. does not perform PROM write test and screening following the assembly processes. To improve reliability after write, performing write and test according to the flow below before use is recommended.

**BASIC FUNCTION BLOCKS**

Since these processors operate in exactly the same way as the M37704M2-XXXFP, refer to the section on the M37704M2-XXXFP.

**ADDRESSING MODES**

The M37704E2-XXXFP has 28 powerful addressing modes. Refer to the Series MELPS 7700 addressing mode description for the details of each addressing mode.


**MACHINE INSTRUCTION LIST**

The M37704E2-XXXFP has 103 machine instructions. Refer to the Series MELPS 7700 machine instruction list for details.

**DATA REQUIRED FOR PROM ORDERING**

Please send the following data for writing to PROM.

- (1) M37704E2-XXXFP writing to PROM order confirmation form
- (2) Mark specification form for 80P6N
- (3) ROM data (EPROM 3 sets)



Note :

Since the screening temperature is higher than storage temperature, never expose to 150°C exceeding 100 hours.

**MITSUBISHI MICROCOMPUTERS**  
**M37704E2-XXXFP, M37704E2AXXXFP**  
**M37704E2FS, M37704E2AFS**

**PROM VERSION of M37704M2-XXXFP, M37704M2AXXXFP**

**ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Rating	Unit
$V_{CC}$	Supply voltage		-0.3~7	V
$AV_{CC}$	Analog supply voltage		-0.3~7	V
$V_I$	Input voltage RESET, CNV <sub>SS</sub> , BYTE		-0.3~12 (Note 1)	V
$V_I$	Input voltage P <sub>0</sub> ~P <sub>7</sub> , P <sub>1</sub> ~P <sub>7</sub> , P <sub>2</sub> ~P <sub>2</sub> , P <sub>3</sub> ~P <sub>3</sub> , P <sub>4</sub> ~P <sub>4</sub> , P <sub>5</sub> ~P <sub>5</sub> , P <sub>6</sub> ~P <sub>6</sub> , P <sub>7</sub> ~P <sub>7</sub> , P <sub>8</sub> ~P <sub>8</sub> , V <sub>REF</sub> , X <sub>IN</sub>		-0.3~ $V_{CC}$ +0.3	V
$V_O$	Output voltage P <sub>0</sub> ~P <sub>0</sub> , P <sub>1</sub> ~P <sub>1</sub> , P <sub>2</sub> ~P <sub>2</sub> , P <sub>3</sub> ~P <sub>3</sub> , P <sub>4</sub> ~P <sub>4</sub> , P <sub>5</sub> ~P <sub>5</sub> , P <sub>6</sub> ~P <sub>6</sub> , P <sub>7</sub> ~P <sub>7</sub> , P <sub>8</sub> ~P <sub>8</sub> , X <sub>OUT</sub>		-0.3~ $V_{CC}$ +0.3	V
$P_d$	Power dissipation	$T_a=25^\circ C$	300	mW
$T_{opr}$	Operating temperature		-10~70	°C
$T_{stg}$	Storage temperature		-40~125	°C

Note 1. Input voltage for CNV<sub>SS</sub> and BYTE pins is 13V in writing to PROM.

**RECOMMENDED OPERATING CONDITIONS** ( $V_{CC}=5V\pm 5\%$ ,  $T_a=-10\sim 70^\circ C$ , unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min.	Typ.	Max.	
$V_{CC}$	Supply voltage	4.75	5.0	5.25	V
$AV_{CC}$	Analog supply voltage		$V_{CC}$		V
$V_{SS}$	Supply voltage		0		V
$AV_{SS}$	Analog supply voltage		0		V
$V_{IH}$	High-level input voltage P <sub>0</sub> ~P <sub>7</sub> , P <sub>3</sub> ~P <sub>3</sub> , P <sub>4</sub> ~P <sub>4</sub> , P <sub>5</sub> ~P <sub>5</sub> , P <sub>6</sub> ~P <sub>6</sub> , P <sub>7</sub> ~P <sub>7</sub> , P <sub>8</sub> ~P <sub>8</sub> , X <sub>IN</sub> , RESET, CNV <sub>SS</sub> , BYTE	0.8 $V_{CC}$		$V_{CC}$	V
$V_{IH}$	High-level input voltage P <sub>1</sub> ~P <sub>1</sub> , P <sub>2</sub> ~P <sub>2</sub> , (in single-chip mode)	0.8 $V_{CC}$		$V_{CC}$	V
$V_{IH}$	High-level input voltage P <sub>1</sub> ~P <sub>1</sub> , P <sub>2</sub> ~P <sub>2</sub> (in memory expansion mode and microprocessor mode)	0.5 $V_{CC}$		$V_{CC}$	V
$V_{IL}$	Low-level input voltage P <sub>0</sub> ~P <sub>0</sub> , P <sub>3</sub> ~P <sub>3</sub> , P <sub>4</sub> ~P <sub>4</sub> , P <sub>5</sub> ~P <sub>5</sub> , P <sub>6</sub> ~P <sub>6</sub> , P <sub>7</sub> ~P <sub>7</sub> , P <sub>8</sub> ~P <sub>8</sub> , X <sub>IN</sub> , RESET, CNV <sub>SS</sub> , BYTE	0		0.2 $V_{CC}$	V
$V_{IL}$	Low-level input voltage P <sub>1</sub> ~P <sub>1</sub> , P <sub>2</sub> ~P <sub>2</sub> , (in single-chip mode)	0		0.2 $V_{CC}$	V
$V_{IL}$	Low-level input voltage P <sub>1</sub> ~P <sub>1</sub> , P <sub>2</sub> ~P <sub>2</sub> , (in memory expansion mode and microprocessor mode)	0		0.16 $V_{CC}$	V
$I_{OH(peak)}$	High-level peak output current P <sub>0</sub> ~P <sub>0</sub> , P <sub>1</sub> ~P <sub>1</sub> , P <sub>2</sub> ~P <sub>2</sub> , P <sub>3</sub> ~P <sub>3</sub> , P <sub>4</sub> ~P <sub>4</sub> , P <sub>5</sub> ~P <sub>5</sub> , P <sub>6</sub> ~P <sub>6</sub> , P <sub>7</sub> ~P <sub>7</sub> , P <sub>8</sub> ~P <sub>8</sub>			-10	mA
$I_{OH(avg)}$	High-level average output current P <sub>0</sub> ~P <sub>0</sub> , P <sub>1</sub> ~P <sub>1</sub> , P <sub>2</sub> ~P <sub>2</sub> , P <sub>3</sub> ~P <sub>3</sub> , P <sub>4</sub> ~P <sub>4</sub> , P <sub>5</sub> ~P <sub>5</sub> , P <sub>6</sub> ~P <sub>6</sub> , P <sub>7</sub> ~P <sub>7</sub> , P <sub>8</sub> ~P <sub>8</sub>			-5	mA
$I_{OL(peak)}$	Low-level peak output current P <sub>0</sub> ~P <sub>0</sub> , P <sub>1</sub> ~P <sub>1</sub> , P <sub>2</sub> ~P <sub>2</sub> , P <sub>3</sub> ~P <sub>3</sub> , P <sub>4</sub> ~P <sub>4</sub> , P <sub>5</sub> , P <sub>5</sub> , P <sub>6</sub> ~P <sub>6</sub> , P <sub>7</sub> ~P <sub>7</sub> , P <sub>8</sub> ~P <sub>8</sub>			10	mA
$I_{OL(peak)}$	Low-level peak output current P <sub>5</sub> ~P <sub>5</sub>			20	mA
$I_{OL(avg)}$	Low-level average output current P <sub>0</sub> ~P <sub>0</sub> , P <sub>1</sub> ~P <sub>1</sub> , P <sub>2</sub> ~P <sub>2</sub> , P <sub>3</sub> ~P <sub>3</sub> , P <sub>4</sub> ~P <sub>4</sub> , P <sub>5</sub> , P <sub>5</sub> , P <sub>6</sub> ~P <sub>6</sub> , P <sub>7</sub> ~P <sub>7</sub> , P <sub>8</sub> ~P <sub>8</sub>			5	mA
$I_{OL(avg)}$	Low-level average output current P <sub>5</sub> ~P <sub>5</sub>			15	mA
$f(X_{IN})$	External clock frequency input M37704E2-XXXFP, M37704E2FS M37704E2AXXXFP, M37704E2AFS			8	MHz
				16	MHz

Note 1. Average output current is the average value of a 100ms interval.

2. The sum of  $I_{OL(peak)}$  for ports P<sub>0</sub>, P<sub>1</sub>, P<sub>2</sub>, P<sub>3</sub>, and P<sub>8</sub> must be 80mA or less,  
the sum of  $I_{OH(peak)}$  for ports P<sub>0</sub>, P<sub>1</sub>, P<sub>2</sub>, P<sub>3</sub>, and P<sub>8</sub> must be 80mA or less,  
the sum of  $I_{OL(peak)}$  for ports P<sub>4</sub>, P<sub>5</sub>, P<sub>6</sub>, and P<sub>7</sub> must be 110mA or less, and  
the sum of  $I_{OH(peak)}$  for ports P<sub>4</sub>, P<sub>5</sub>, P<sub>6</sub>, and P<sub>7</sub> must be 80mA or less.

**M37704E2-XXXFP, M37704E2AXXXFP  
M37704E2FS, M37704E2AFS**

**PROM VERSION of M37704M2-XXXFP, M37704M2AXXXFP**

**M37704E2-XXXFP**

**ELECTRICAL CHARACTERISTICS** ( $V_{CC}=5V$ ,  $V_{SS}=0V$ ,  $T_a=25^\circ C$ ,  $f(X_{IN})=8MHz$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$V_{OH}$	High-level output voltage $P_0 \sim P_7$ , $P_{10} \sim P_{17}$ , $P_{20} \sim P_{27}$ , $P_{30}, P_{31}, P_{33}, P_{40} \sim P_{47}$ , $P_{50} \sim P_{57}$ , $P_{60} \sim P_{67}$ , $P_{70} \sim P_{77}$ , $P_{80} \sim P_{87}$	$I_{OH}=-10mA$	3			V
$V_{OH}$	High-level output voltage $P_0 \sim P_7$ , $P_{10} \sim P_{17}$ , $P_{20} \sim P_{27}$ , $P_{30}, P_{31}, P_{33}$	$I_{OH}=-400\mu A$	4.7			V
$V_{OH}$	High-level output voltage $P_{32}$	$I_{OH}=-10mA$ $I_{OH}=-400\mu A$	3.1 4.8			V
$V_{OH}$	High-level output voltage $\bar{E}$	$I_{OH}=-10mA$ $I_{OH}=-400\mu A$	3.4 4.8			V
$V_{OL}$	Low-level output voltage $P_0 \sim P_7$ , $P_{10} \sim P_{17}$ , $P_{20} \sim P_{27}$ , $P_{30}, P_{31}, P_{33}, P_{40} \sim P_{47}$ , $P_{50} \sim P_{57}$ , $P_{60} \sim P_{67}$ , $P_{70} \sim P_{77}$ , $P_{80} \sim P_{87}$	$I_{OL}=10mA$			2	V
$V_{OL}$	Low-level output voltage $P_{50} \sim P_{57}$	$I_{OL}=20mA$			2	V
$V_{OL}$	Low-level output voltage $P_0 \sim P_7$ , $P_{10} \sim P_{17}$ , $P_{20} \sim P_{27}$ , $P_{30}, P_{31}, P_{33}$	$I_{OL}=2mA$			0.45	V
$V_{OL}$	Low-level output voltage $P_{32}$	$I_{OL}=10mA$ $I_{OL}=2mA$			1.9 0.43	V
$V_{OL}$	Low-level output voltage $\bar{E}$	$I_{OL}=10mA$ $I_{OL}=2mA$			1.6 0.4	V
$V_{T+}-V_{T-}$	Hysteresis HOLD, RDY, TA0 <sub>IN</sub> ~TA4 <sub>IN</sub> , TB0 <sub>IN</sub> ~TB2 <sub>IN</sub> , INT0~INT2, AD <sub>TRG</sub> , CTS <sub>0</sub> , CTS <sub>1</sub> , CLK <sub>0</sub> , CLK <sub>1</sub>		0.4		1	V
$V_{T+}-V_{T-}$	Hysteresis RESET			0.2		V
$V_{T+}-V_{T-}$	Hysteresis $X_{IN}$			0.1	0.3	V
$I_{IH}$	High-level input current $P_0 \sim P_7$ , $P_{10} \sim P_{17}$ , $P_{20} \sim P_{27}$ , $P_{30} \sim P_{33}$ , $P_{40} \sim P_{47}$ , $P_{50} \sim P_{57}$ , $P_{60} \sim P_{67}$ , $P_{70} \sim P_{77}$ , $P_{80} \sim P_{87}$ , $X_{IN}$ , RESET, CNV <sub>ss</sub> , BYTE	$V_i=5V$			5	$\mu A$
$I_{IL}$	Low-level input current $P_0 \sim P_7$ , $P_{10} \sim P_{17}$ , $P_{20} \sim P_{27}$ , $P_{30} \sim P_{33}$ , $P_{40} \sim P_{47}$ , $P_{50} \sim P_{57}$ , $P_{60} \sim P_{67}$ , $P_{70} \sim P_{77}$ , $P_{80} \sim P_{87}$ , $X_{IN}$ , RESET, CNV <sub>ss</sub> , BYTE	$V_i=0V$			-5	$\mu A$
$V_{RAM}$	RAM hold voltage	When clock is stopped.	2			V
$I_{CC}$	Power supply current	In single-chip mode output only pin is open and other pins are $V_{SS}$ during reset.	$f(X_{IN})=8MHz$ , square waveform $T_a=25^\circ C$ when clock is stopped. $T_a=70^\circ C$ when clock is stopped.	6	12	mA
					1	$\mu A$
					10	

**A-D CONVERTER CHARACTERISTICS** ( $V_{CC}=5V$ ,  $V_{SS}=0V$ ,  $T_a=25^\circ C$ ,  $f(X_{IN})=8MHz$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
—	Resolution	$V_{REF}=V_{CC}$			8	Bits
—	Absolute accuracy	$V_{REF}=V_{CC}$			$\pm 3$	LSB
$R_{LADDER}$	Ladder resistance	$V_{REF}=V_{CC}$	2		10	k $\Omega$
$t_{CONV}$	Conversion time		28.5			$\mu s$
$V_{REF}$	Reference voltage		2		$V_{CC}$	V
$V_{IA}$	Analog Input voltage		0		$V_{REF}$	V

**MITSUBISHI MICROCOMPUTERS**  
**M37704E2-XXXFP, M37704E2AXXXFP**  
**M37704E2FS, M37704E2AFS**

**PROM VERSION of M37704M2-XXXFP, M37704M2AXXXFP**

---

**TIMING REQUIREMENTS** ( $V_{CC}=5V \pm 5\%$ ,  $V_{SS}=0V$ ,  $T_a=25^\circ C$ ,  $f(X_{IN})=8MHz$ , unless otherwise noted)

**External clock input**

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_C$	External clock input cycle time		125			ns
$t_{W(H)}$	External clock input high-level pulse width		50			ns
$t_{W(L)}$	External clock input low-level pulse width		50			ns
$t_R$	External clock rise time			20		ns
$t_f$	External clock fall time			20		ns

**Single-chip mode**

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_{SU(P0D-E)}$	Port P0 input setup time		200			ns
$t_{SU(P1D-E)}$	Port P1 input setup time		200			ns
$t_{SU(P2D-E)}$	Port P2 input setup time		200			ns
$t_{SU(P3D-E)}$	Port P3 input setup time		200			ns
$t_{SU(P4D-E)}$	Port P4 input setup time		200			ns
$t_{SU(P5D-E)}$	Port P5 input setup time		200			ns
$t_{SU(P6D-E)}$	Port P6 input setup time		200			ns
$t_{SU(P7D-E)}$	Port P7 input setup time		200			ns
$t_{SU(P8D-E)}$	Port P8 input setup time		200			ns
$t_h(E-P0D)$	Port P0 input hold time		0			ns
$t_h(E-P1D)$	Port P1 input hold time		0			ns
$t_h(E-P2D)$	Port P2 input hold time		0			ns
$t_h(E-P3D)$	Port P3 input hold time		0			ns
$t_h(E-P4D)$	Port P4 input hold time		0			ns
$t_h(E-P5D)$	Port P5 input hold time		0			ns
$t_h(E-P6D)$	Port P6 input hold time		0			ns
$t_h(E-P7D)$	Port P7 input hold time		0			ns
$t_h(E-P8D)$	Port P8 input hold time		0			ns

**Memory expansion mode and microprocessor mode**

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_{SU(P1D-E)}$	Port P1 input setup time		60			ns
$t_{SU(P2D-E)}$	Port P2 input setup time		60			ns
$t_{SU(RDY-e_1)}$	RDY input setup time		70			ns
$t_h(E-P1D)$	Port P1 input hold time		0			ns
$t_h(E-P2D)$	Port P2 input hold time		0			ns
$t_h(\#_1-RDY)$	RDY input hold time		0			ns

**MITSUBISHI MICROCOMPUTERS**  
**M37704E2-XXXFP, M37704E2AXXXFP**  
**M37704E2FS, M37704E2AFS**

**PROM VERSION of M37704M2-XXXFP, M37704M2AXXXFP**

**Timer A Input** (Count input in event counter mode)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_{C(TA)}$	TA <sub>iN</sub> input cycle time		250			ns
$t_{W(TAH)}$	TA <sub>iN</sub> input high-level pulse width		125			ns
$t_{W(TAL)}$	TA <sub>iN</sub> input low-level pulse width		125			ns

**Timer A Input** (Gating input in timer mode)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_{C(TA)}$	TA <sub>iN</sub> input cycle time		1000			ns
$t_{W(TAH)}$	TA <sub>iN</sub> input high-level pulse width		500			ns
$t_{W(TAL)}$	TA <sub>iN</sub> input low-level pulse width		500			ns

**Timer A Input** (External trigger input in one-shot pulse mode)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_{C(TA)}$	TA <sub>iN</sub> input cycle time		500			ns
$t_{W(TAH)}$	TA <sub>iN</sub> input high-level pulse width		250			ns
$t_{W(TAL)}$	TA <sub>iN</sub> input low-level pulse width		250			ns

**Timer A Input** (External trigger input in pulse width modulation mode)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_{W(TAH)}$	TA <sub>iN</sub> input high-level pulse width		250			ns
$t_{W(TAL)}$	TA <sub>iN</sub> input low-level pulse width		250			ns

**Timer A Input** (Up-down input in event counter mode)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_{C(UP)}$	TA <sub>out</sub> input cycle time		5000			ns
$t_{W(UPH)}$	TA <sub>out</sub> input high-level pulse width		2500			ns
$t_{W(UPL)}$	TA <sub>out</sub> input low-level pulse width		2500			ns
$t_{SU(UP-TIN)}$	TA <sub>out</sub> input setup time		1000			ns
$t_{H(TIN-UP)}$	TA <sub>out</sub> input hold time		1000			ns

**M37704E2-XXXFP, M37704E2AXXXFP  
M37704E2FS, M37704E2AFS**

**PROM VERSION of M37704M2-XXXFP, M37704M2AXXXFP**

**Timer B input** (Count input in event counter mode)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_{C(TB)}$	TBl <sub>IN</sub> input cycle time (one edge count)		250			ns
$t_{W(TBH)}$	TBl <sub>IN</sub> input high-level pulse width (one edge count)		125			ns
$t_{W(TBL)}$	TBl <sub>IN</sub> input low-level pulse width (one edge count)		125			ns
$t_{C(TB)}$	TBl <sub>IN</sub> input cycle time (both edges count)		500			ns
$t_{W(TBH)}$	TBl <sub>IN</sub> input high-level pulse width (both edges count)		250			ns
$t_{W(TBL)}$	TBl <sub>IN</sub> input low-level pulse width (both edges count)		250			ns

**Timer B input** (Pulse period measurement mode)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_{C(TB)}$	TBl <sub>IN</sub> input cycle time		1000			ns
$t_{W(TBH)}$	TBl <sub>IN</sub> input high-level pulse width		500			ns
$t_{W(TBL)}$	TBl <sub>IN</sub> input low-level pulse width		500			ns

**Timer B input** (Pulse width measurement mode)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_{C(TB)}$	TBl <sub>IN</sub> input cycle time		1000			ns
$t_{W(TBH)}$	TBl <sub>IN</sub> input high-level pulse width		500			ns
$t_{W(TBL)}$	TBl <sub>IN</sub> input low-level pulse width		500			ns

**A-D trigger input**

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_{C(AD)}$	AD <sub>TRG</sub> input cycle time (minimum allowable trigger)		2000			ns
$t_{W(ADL)}$	AD <sub>TRG</sub> input low-level pulse width		250			ns

**Serial I/O**

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_{C(CK)}$	CLK <sub>I</sub> input cycle time		500			ns
$t_{W(CKH)}$	CLK <sub>I</sub> input high-level pulse width		250			ns
$t_{W(CKL)}$	CLK <sub>I</sub> input low-level pulse width		250			ns
$t_{d(C-Q)}$	TxD <sub>I</sub> output delay time				150	ns
$t_{h(C-Q)}$	TxD <sub>I</sub> hold time		30			ns
$t_{su(D-C)}$	RxD <sub>I</sub> input setup time		60			ns
$t_{h(C-D)}$	RxD <sub>I</sub> input hold time		90			ns

**External interrupt INT<sub>I</sub> input**

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_{W(INH)}$	INT <sub>I</sub> input high-level pulse width		250			ns
$t_{W(INL)}$	INT <sub>I</sub> input low-level pulse width		250			ns

**MITSUBISHI MICROCOMPUTERS**  
**M37704E2-XXXFP, M37704E2AXXXFP**  
**M37704E2FS, M37704E2AFS**

**PROM VERSION of M37704M2-XXXFP, M37704M2AXXXFP**

**SWITCHING CHARACTERISTICS** ( $V_{CC}=5V \pm 5\%$ ,  $V_{SS}=0V$ ,  $T_a=25^\circ C$ ,  $f(X_{IN})=8MHz$ , unless otherwise noted)

**Single-chip mode**

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_{d(E-P0Q)}$	Port P0 data output delay time	Figure 2			200	ns
$t_{d(E-P1Q)}$	Port P1 data output delay time				200	ns
$t_{d(E-P2Q)}$	Port P2 data output delay time				200	ns
$t_{d(E-P3Q)}$	Port P3 data output delay time				200	ns
$t_{d(E-P4Q)}$	Port P4 data output delay time				200	ns
$t_{d(E-P5Q)}$	Port P5 data output delay time				200	ns
$t_{d(E-P6Q)}$	Port P6 data output delay time				200	ns
$t_{d(E-P7Q)}$	Port P7 data output delay time				200	ns
$t_{d(E-P8Q)}$	Port P8 data output delay time				200	ns

**Memory expansion mode and microprocessor mode** (when wait bit = "1")

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_{d(P0A-E)}$	Port P0 address output delay time	Figure 2	100			ns
$t_{d(E-P1Q)}$	Port P1 data output delay time (BYTE="L")				120	ns
$t_{PZX(E-P1Z)}$	Port P1 floating start delay time (BYTE="L")				5	ns
$t_{d(P1A-E)}$	Port P1 address output delay time		100			ns
$t_{d(E-P2Q)}$	Port P2 data output delay time				120	ns
$t_{PZX(E-P2Z)}$	Port P2 floating start delay time				5	ns
$t_{d(P2A-E)}$	Port P2 address output delay time		100			ns
$t_{d(E-HLDA)}$	HLDA output delay time				100	ns
$t_{d(ALE-E)}$	ALE output delay time		4			ns
$t_{w(ALE)}$	ALE pulse width		100			ns
$t_{d(BHE-E)}$	BHE output delay time		100			ns
$t_{d(R/W-E)}$	R/W output delay time		100			ns
$t_{d(E-\#1)}$	#1 output delay time		0		30	ns
$t_{h(E-P0A)}$	Port P0 address hold time		50			ns
$t_{h(ALE-P1A)}$	Port P1 address hold time (BYTE="L")		9			ns
$t_{h(E-P1Q)}$	Port P1 data hold time (BYTE="L")		50			ns
$t_{PZX(E-P1Z)}$	Port P1 floating release delay time (BYTE="L")		50			ns
$t_{h(E-P1A)}$	Port P1 address hold time (BYTE="H")		50			ns
$t_{h(ALE-P2A)}$	Port P2 address hold time		9			ns
$t_{h(E-P2Q)}$	Port P2 data hold time		50			ns
$t_{PZX(E-P2Z)}$	Port P2 floating release delay time		50			ns
$t_{h(E-BHE)}$	BHE hold time		20			ns
$t_{h(E-R/W)}$	R/W hold time		20			ns
$t_{w(EL)}$	E pulse width		220			ns

**MITSUBISHI MICROCOMPUTERS**  
**M37704E2-XXXFP, M37704E2AXXXFP**  
**M37704E2FS, M37704E2AFS**

**PROM VERSION of M37704M2-XXXFP, M37704M2AXXXFP**

**Memory expansion mode and microprocessor mode** (when wait bit = "0", and external memory area is accessed)

Symbol	Parameter	Test conditions	Limits		Unit
			Min.	Typ.	
$t_{d(P0A-E)}$	Port P0 address output delay time		350		ns
$t_{d(E-P1Q)}$	Port P1 data output delay time (BYTE="L")			120	ns
$t_{PZX(E-P1Z)}$	Port P1 floating start delay time (BYTE="L")			5	ns
$t_{d(P1A-E)}$	Port P1 address output delay time		350		ns
$t_{d(E-P2Q)}$	Port P2 data output delay time			120	ns
$t_{PZX(E-P2Z)}$	Port P2 floating start delay time			5	ns
$t_{d(P2A-E)}$	Port P2 address output delay time		350		ns
$t_{d(E-HLDA)}$	HLDA output delay time			100	ns
$t_{d(ALE-E)}$	ALE output delay time		4		ns
$t_w(ALE)$	ALE pulse width		350		ns
$t_{d(BHE-E)}$	BHE output delay time		350		ns
$t_{d(R/W-E)}$	R/W output delay time		350		ns
$t_{d(E-\phi_1)}$	$\phi_1$ output delay time		0	30	ns
$t_{h(E-P0A)}$	Port P0 address hold time		50		ns
$t_{h(ALE-P1A)}$	Port P1 address hold time (BYTE="L")		9		ns
$t_{h(E-P1Q)}$	Port P1 data hold time (BYTE="L")		50		ns
$t_{PZX(E-P1Z)}$	Port P1 floating release delay time (BYTE="L")		50		ns
$t_{h(E-P1A)}$	Port P1 address hold time (BYTE="H")		50		ns
$t_{h(ALE-P2A)}$	Port P2 address hold time		9		ns
$t_{h(E-P2Q)}$	Port P2 data hold time		50		ns
$t_{PZX(E-P2Z)}$	Port P2 floating release delay time		50		ns
$t_{h(E-BHE)}$	BHE hold time		20		ns
$t_{h(E-R/W)}$	R/W hold time		20		ns
$t_w(EL)$	E pulse width		220		ns

Figure 2




Fig. 2 Testing circuit for ports P0~P8,  $\phi_1$

**MITSUBISHI MICROCOMPUTERS**  
**M37704E2-XXXFP, M37704E2AXXXFP**  
**M37704E2FS, M37704E2AFS**

**PROM VERSION of M37704M2-XXXFP, M37704M2AXXXFP**

**M37704E2AXXXFP**

**ELECTRICAL CHARACTERISTICS** ( $V_{CC}=5V$ ,  $V_{SS}=0V$ ,  $T_a=25^\circ C$ ,  $f(X_{IN})=16MHz$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$V_{OH}$	High-level output voltage $P_0 \sim P_7$ , $P_{10} \sim P_{17}$ , $P_{20} \sim P_{27}$ , $P_{30} \sim P_{31}$ , $P_{33} \sim P_{47}$ , $P_{50} \sim P_{57}$ , $P_{60} \sim P_{67}$ , $P_{70} \sim P_{77}$ , $P_{80} \sim P_{87}$	$I_{OH}=-10mA$	3			V
$V_{OH}$	High-level output voltage $P_0 \sim P_7$ , $P_{10} \sim P_{17}$ , $P_{20} \sim P_{27}$ , $P_{30} \sim P_{31}$ , $P_{33}$	$I_{OH}=-400\mu A$	4.7			V
$V_{OH}$	High-level output voltage $P_{32}$	$I_{OH}=-10mA$ $I_{OH}=-400\mu A$	3.1 4.8			V
$V_{OH}$	High-level output voltage $\bar{E}$	$I_{OH}=-10mA$ $I_{OH}=-400\mu A$	3.4 4.8			V
$V_{OL}$	Low-level output voltage $P_0 \sim P_7$ , $P_{10} \sim P_{17}$ , $P_{20} \sim P_{27}$ , $P_{30} \sim P_{31}$ , $P_{33} \sim P_{47}$ , $P_{50} \sim P_{57}$ , $P_{60} \sim P_{67}$ , $P_{70} \sim P_{77}$ , $P_{80} \sim P_{87}$	$I_{OL}=10mA$			2	V
$V_{OL}$	Low-level output voltage $P_{50} \sim P_{55}$	$I_{OL}=20mA$			2	V
$V_{OL}$	Low-level output voltage $P_0 \sim P_7$ , $P_{10} \sim P_{17}$ , $P_{20} \sim P_{27}$ , $P_{30} \sim P_{31}$ , $P_{33}$	$I_{OL}=2mA$			0.45	V
$V_{OL}$	Low-level output voltage $P_{32}$	$I_{OL}=10mA$ $I_{OL}=2mA$			1.9 0.43	V
$V_{OL}$	Low-level output voltage $\bar{E}$	$I_{OL}=10mA$ $I_{OL}=2mA$			1.6 0.4	V
$V_{T+}-V_{T-}$	Hysteresis $\overline{HOLD}$ , $\overline{RDY}$ , $TA0_{IN} \sim TA4_{IN}$ , $TB0_{IN} \sim TB2_{IN}$ , $INT_0 \sim INT_2$ , $AD_{TRG}$ , $CTS_0$ , $CTS_1$ , $CLK_0$ , $CLK_1$			0.4	1	V
$V_{T+}-V_{T-}$	Hysteresis $RESET$			0.2	0.5	V
$V_{T+}-V_{T-}$	Hysteresis $X_{IN}$			0.1	0.3	V
$I_{IH}$	High-level input current $P_0 \sim P_7$ , $P_{10} \sim P_{17}$ , $P_{20} \sim P_{27}$ , $P_{30} \sim P_{31}$ , $P_{33} \sim P_{47}$ , $P_{50} \sim P_{57}$ , $P_{60} \sim P_{67}$ , $P_{70} \sim P_{77}$ , $P_{80} \sim P_{87}$ , $X_{IN}$ , $RESET$ , $CNV_{SS}$ , $BYTE$	$V_i=5V$			5	$\mu A$
$I_{IL}$	Low-level input current $P_0 \sim P_7$ , $P_{10} \sim P_{17}$ , $P_{20} \sim P_{27}$ , $P_{30} \sim P_{31}$ , $P_{33} \sim P_{47}$ , $P_{50} \sim P_{57}$ , $P_{60} \sim P_{67}$ , $P_{70} \sim P_{77}$ , $P_{80} \sim P_{87}$ , $X_{IN}$ , $RESET$ , $CNV_{SS}$ , $BYTE$	$V_i=0V$			-5	$\mu A$
$V_{RAM}$	RAM hold voltage	When clock is stopped.	2			V
$I_{CC}$	Power supply current	In single-chip mode output only pin is open and other pins are $V_{SS}$ during reset.	$f(X_{IN})=16MHz$ , square waveform $T_a=25^\circ C$ when clock is stopped. $T_a=70^\circ C$ when clock is stopped.	12	24	$mA$
					1	$\mu A$
					10	

**A-D CONVERTER CHARACTERISTICS** ( $V_{CC}=5V$ ,  $V_{SS}=0V$ ,  $T_a=25^\circ C$ ,  $f(X_{IN})=16MHz$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
—	Resolution	$V_{REF}=V_{CC}$			8	Bits
—	Absolute accuracy	$V_{REF}=V_{CC}$			$\pm 3$	LSB
$R_{LADDER}$	Ladder resistance	$V_{REF}=V_{CC}$	2		10	$k\Omega$
$t_{CONV}$	Conversion time		14.25			$\mu s$
$V_{REF}$	Reference voltage		2		$V_{CC}$	V
$V_{IA}$	Analog input voltage		0		$V_{REF}$	V

**MITSUBISHI MICROCOMPUTERS**  
**M37704E2-XXXFP, M37704E2AXXXFP**  
**M37704E2FS, M37704E2AFS**

**PROM VERSION of M37704M2-XXXFP, M37704M2AXXXFP**

**TIMING REQUIREMENTS** ( $V_{CC}=5V \pm 5\%$ ,  $V_{SS}=0V$ ,  $T_a=25^\circ C$ ,  $f(X_{IN})=16MHz$ , unless otherwise noted)

**External clock input**

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_C$	External clock input cycle time		62			ns
$t_{W(H)}$	External clock input high-level pulse width		25			ns
$t_{W(L)}$	External clock input low-level pulse width		25			ns
$t_R$	External clock rise time				10	ns
$t_F$	External clock fall time				10	ns

**Single-chip mode**

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_{SU(P0D-E)}$	Port P0 input setup time		100			ns
$t_{SU(P1D-E)}$	Port P1 input setup time		100			ns
$t_{SU(P2D-E)}$	Port P2 input setup time		100			ns
$t_{SU(P3D-E)}$	Port P3 input setup time		100			ns
$t_{SU(P4D-E)}$	Port P4 input setup time		100			ns
$t_{SU(P5D-E)}$	Port P5 input setup time		100			ns
$t_{SU(P6D-E)}$	Port P6 input setup time		100			ns
$t_{SU(P7D-E)}$	Port P7 input setup time		100			ns
$t_{SU(P8D-E)}$	Port P8 input setup time		100			ns
$t_h(E-P0D)$	Port P0 input hold time		0			ns
$t_h(E-P1D)$	Port P1 input hold time		0			ns
$t_h(E-P2D)$	Port P2 input hold time		0			ns
$t_h(E-P3D)$	Port P3 input hold time		0			ns
$t_h(E-P4D)$	Port P4 input hold time		0			ns
$t_h(E-P5D)$	Port P5 input hold time		0			ns
$t_h(E-P6D)$	Port P6 input hold time		0			ns
$t_h(E-P7D)$	Port P7 input hold time		0			ns
$t_h(E-P8D)$	Port P8 input hold time		0			ns

**Memory expansion mode and microprocessor mode**

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_{SU(P1D-E)}$	Port P1 input setup time		45			ns
$t_{SU(P2D-E)}$	Port P2 input setup time		45			ns
$t_{SU(RDY-\phi_1)}$	RDY Input setup time		60			ns
$t_h(E-P1D)$	Port P1 input hold time		0			ns
$t_h(E-P2D)$	Port P2 input hold time		0			ns
$t_h(\phi_1-RDY)$	RDY input hold time		0			ns

**MITSUBISHI MICROCOMPUTERS**  
**M37704E2-XXXFP, M37704E2AXXXFP**  
**M37704E2FS, M37704E2AFS**  
**PROM VERSION of M37704M2-XXXFP, M37704M2AXXXFP**

---

**Timer A Input** (Count input in event counter mode)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_{C(TA)}$	TA <sub>IN</sub> input cycle time		125			ns
$t_{W(TAH)}$	TA <sub>IN</sub> input high-level pulse width		62			ns
$t_{W(TAL)}$	TA <sub>IN</sub> input low-level pulse width		62			ns

**Timer A Input** (Gating input in timer mode)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_{C(TA)}$	TA <sub>IN</sub> input cycle time		500			ns
$t_{W(TAH)}$	TA <sub>IN</sub> input high-level pulse width		250			ns
$t_{W(TAL)}$	TA <sub>IN</sub> input low-level pulse width		250			ns

**Timer A Input** (External trigger input in one-shot pulse mode)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_{C(TA)}$	TA <sub>IN</sub> input cycle time		250			ns
$t_{W(TAH)}$	TA <sub>IN</sub> input high-level pulse width		125			ns
$t_{W(TAL)}$	TA <sub>IN</sub> input low-level pulse width		125			ns

**Timer A Input** (External trigger input in pulse width modulation mode)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_{W(TAH)}$	TA <sub>IN</sub> input high-level pulse width		125			ns
$t_{W(TAL)}$	TA <sub>IN</sub> input low-level pulse width		125			ns

**Timer A Input** (Up-down input in event counter mode)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_{C(UP)}$	TA <sub>OUT</sub> input cycle time		2500			ns
$t_{W(UPH)}$	TA <sub>OUT</sub> input high-level pulse width		1250			ns
$t_{W(UPL)}$	TA <sub>OUT</sub> input low-level pulse width		1250			ns
$t_{SU(UP-TIN)}$	TA <sub>OUT</sub> input setup time		500			ns
$t_{H(TIN-UP)}$	TA <sub>OUT</sub> input hold time		500			ns

**MITSUBISHI MICROCOMPUTERS**  
**M37704E2-XXXFP, M37704E2AXXXFP**  
**M37704E2FS, M37704E2AFS**

**PROM VERSION of M37704M2-XXXFP, M37704M2AXXXFP**

**Timer B Input** (Count input in event counter mode)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_{C(TB)}$	TBi <sub>N</sub> input cycle time (one edge count)		125			ns
$t_{W(TBH)}$	TBi <sub>N</sub> input high-level pulse width (one edge count)		62			ns
$t_{W(TBL)}$	TBi <sub>N</sub> input low-level pulse width (one edge count)		62			ns
$t_{C(TB)}$	TBi <sub>N</sub> input cycle time (both edges count)		250			ns
$t_{W(TBH)}$	TBi <sub>N</sub> input high-level pulse width (both edges count)		125			ns
$t_{W(TBL)}$	TBi <sub>N</sub> input low-level pulse width (both edges count)		125			ns

**Timer B Input** (Pulse period measurement mode)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_{C(TB)}$	TBi <sub>N</sub> input cycle time		500			ns
$t_{W(TBH)}$	TBi <sub>N</sub> input high-level pulse width		250			ns
$t_{W(TBL)}$	TBi <sub>N</sub> input low-level pulse width		250			ns

**Timer B Input** (Pulse width measurement mode)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_{C(TB)}$	TBi <sub>N</sub> input cycle time		500			ns
$t_{W(TBH)}$	TBi <sub>N</sub> input high-level pulse width		250			ns
$t_{W(TBL)}$	TBi <sub>N</sub> input low-level pulse width		250			ns

**A-D trigger input**

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_{C(AD)}$	AD <sub>TRG</sub> input cycle time (minimum allowable trigger)		1000			ns
$t_{W(ADL)}$	AD <sub>TRG</sub> input low-level pulse width		125			ns

**Serial I/O**

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_{C(CK)}$	CLKI input cycle time		250			ns
$t_{W(CKH)}$	CLKI input high-level pulse width		125			ns
$t_{W(CKL)}$	CLKI input low-level pulse width		125			ns
$t_{d(C-Q)}$	TxDI output delay time				90	ns
$t_{h(C-Q)}$	TxDI hold time		30			ns
$t_{su(D-C)}$	RxDI input setup time		30			ns
$t_{h(C-D)}$	RxDI input hold time		90			ns

**External Interrupt INTi input**

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_{W(INH)}$	INTi input high-level pulse width		250			ns
$t_{W(INL)}$	INTi input low-level pulse width		250			ns

**M37704E2-XXXFP, M37704E2AXXXFP  
M37704E2FS, M37704E2AFS**

**PROM VERSION of M37704M2-XXXFP, M37704M2AXXXFP**

**SWITCHING CHARACTERISTICS** ( $V_{OC}=5V \pm 5\%$ ,  $V_{SS}=0V$ ,  $T_A=25^\circ C$ ,  $f(X_{IN})=16MHz$ , unless otherwise noted)

**Single-chip mode**

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_{d(E-P0Q)}$	Port P0 data output delay time	Figure 2			100	ns
$t_{d(E-P1Q)}$	Port P1 data output delay time				100	ns
$t_{d(E-P2Q)}$	Port P2 data output delay time				100	ns
$t_{d(E-P3Q)}$	Port P3 data output delay time				100	ns
$t_{d(E-P4Q)}$	Port P4 data output delay time				100	ns
$t_{d(E-P5Q)}$	Port P5 data output delay time				100	ns
$t_{d(E-P6Q)}$	Port P6 data output delay time				100	ns
$t_{d(E-P7Q)}$	Port P7 data output delay time				100	ns
$t_{d(E-P8Q)}$	Port P8 data output delay time				100	ns

**Memory expansion mode and microprocessor mode** (when wait bit = "1")

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_{d(POA-E)}$	Port P0 address output delay time	Figure 2	30			ns
$t_{d(E-P1Q)}$	Port P1 data output delay time (BYTE="L")			80		ns
$t_{PXZ(E-P1Z)}$	Port P1 floating start delay time (BYTE="L")				5	ns
$t_{d(P1A-E)}$	Port P1 address output delay time		30			ns
$t_{d(E-P2Q)}$	Port P2 data output delay time			80		ns
$t_{PXZ(E-P2Z)}$	Port P2 floating start delay time				5	ns
$t_{d(P2A-E)}$	Port P2 address output delay time		30			ns
$t_{d(E-HLDA)}$	HLDA output delay time			50		ns
$t_{d(ALE-E)}$	ALE output delay time		4			ns
$t_{W(ALE)}$	ALE pulse width		40			ns
$t_{d(BHE-E)}$	BHE output delay time		30			ns
$t_{d(R/W-E)}$	R/W output delay time		30			ns
$t_{d(E-\phi_1)}$	$\phi_1$ output delay time		0	20		ns
$t_h(E-POA)$	Port P0 address hold time		25			ns
$t_h(E-P1A)$	Port P1 address hold time (BYTE="L")			9		ns
$t_h(E-P1Q)$	Port P1 data hold time (BYTE="L")			25		ns
$t_{PZX(E-P1Z)}$	Port P1 floating release delay time (BYTE="L")			25		ns
$t_h(E-P1A)$	Port P1 address hold time (BYTE="H")			25		ns
$t_h(E-P2A)$	Port P2 address hold time			9		ns
$t_h(E-P2Q)$	Port P2 data hold time			25		ns
$t_{PZX(E-P2Z)}$	Port P2 floating release delay time			25		ns
$t_h(E-BHE)$	BHE hold time			20		ns
$t_h(E-R/W)$	R/W hold time			20		ns
$t_w(EL)$	E pulse width			95		ns

**MITSUBISHI MICROCOMPUTERS**  
**M37704E2-XXXFP, M37704E2AXXXFP**  
**M37704E2FS, M37704E2AFS**


**PROM VERSION of M37704M2-XXXFP, M37704M2AXXXFP**

**Memory expansion mode and microprocessor mode** (when wait bit="0", and external memory area is accessed)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_d(P0A-E)$	Port P0 address output delay time	Figure 2	155			ns
$t_d(E-P1Q)$	Port P1 data output delay time (BYTE="L")			80		ns
$t_{PXZ}(E-P1Z)$	Port P1 floating start delay time (BYTE="L")			5		ns
$t_d(P1A-E)$	Port P1 address output delay time		155			ns
$t_d(E-P2Q)$	Port P2 data output delay time			80		ns
$t_{PXZ}(E-P2Z)$	Port P2 floating start delay time			5		ns
$t_d(P2A-E)$	Port P2 address output delay time		155			ns
$t_d(E-HLDA)$	HLDA output delay time			50		ns
$t_d(ALE-E)$	ALE output delay time		4			ns
$t_W(ALE)$	ALE pulse width		165			ns
$t_d(BHE-E)$	BHE output delay time		155			ns
$t_d(R/W-E)$	R/W output delay time		155			ns
$t_d(E-\phi_1)$	$\phi_1$ output delay time		0	20		ns
$t_h(E-P0A)$	Port P0 address hold time		25			ns
$t_h(ALE-P1A)$	Port P1 address hold time (BYTE="L")		9			ns
$t_h(E-P1Q)$	Port P1 data hold time (BYTE="L")		25			ns
$t_{PXZ}(E-P1Z)$	Port P1 floating release delay time (BYTE="L")		25			ns
$t_h(E-P1A)$	Port P1 address hold time (BYTE="H")		25			ns
$t_h(ALE-P2A)$	Port P2 address hold time		9			ns
$t_h(E-P2Q)$	Port P2 data hold time		25			ns
$t_{PXZ}(E-P2Z)$	Port P2 floating release delay time		25			ns
$t_h(E-BHE)$	BHE hold time		20			ns
$t_h(E-R/W)$	R/W hold time		20			ns
$t_W(EL)$	E pulse width		220			ns


**MITSUBISHI MICROCOMPUTERS**  
**M37704E2-XXXFP, M37704E2AXXXFP**  
**M37704E2FS, M37704E2AFS**  
**PROM VERSION of M37704M2-XXXFP, M37704M2AXXXFP**

**TIMING DIAGRAM**  
Single-chip mode



**MITSUBISHI MICROCOMPUTERS**  
**M37704E2-XXXFP, M37704E2AXXXFP**  
**M37704E2FS, M37704E2AFS**


**PROM VERSION of M37704M2-XXXFP, M37704M2AXXXFP**



**MITSUBISHI MICROCOMPUTERS**  
**M37704E2-XXXFP, M37704E2AXXXFP**  
**M37704E2FS, M37704E2AFS**

**PROM VERSION of M37704M2-XXXFP, M37704M2AXXXFP**

**Memory expansion mode and microprocessor mode (When wait bit="1")**




**Test conditions**

- $V_{CC} = 5 \text{ V} \pm 5\%$
- Output timing voltage :  $V_{OL} = 0.8 \text{ V}$ ,  $V_{OH} = 2.0 \text{ V}$
- Ports P1,P2 Input :  $V_{IL} = 0.8 \text{ V}$ ,  $V_{IH} = 2.5 \text{ V}$
- Port P4<sub>1</sub> Input :  $V_{IL} = 1.0 \text{ V}$ ,  $V_{IH} = 4.0 \text{ V}$

**MITSUBISHI MICROCOMPUTERS**  
**M37704E2-XXXFP, M37704E2AXXXFP**  
**M37704E2FS, M37704E2AFS**

**PROM VERSION of M37704M2-XXXFP, M37704M2AXXXFP**

**Memory expansion mode and microprocessor mode (when wait bit="0", and external memory area is accessed)**



**Test conditions**

- $V_{CC} = 5V \pm 5\%$
- Output timing voltage :  $V_{OL} = 0.8V$ ,  $V_{OH} = 2.0V$
- Ports P1,P2 input :  $V_{IL} = 0.8V$ ,  $V_{IH} = 2.5V$
- Port P4<sub>1</sub> input :  $V_{IL} = 1.0V$ ,  $V_{IH} = 4.0V$