P4C1041 HIGH SPEED 256K x 16 (4 MEG) STATIC CMOS RAM



FEATURES

- High Speed (Equal Access and Cycle Times)
 - 10/12/15/20 ns (Commercial)
 - 12/15/20 ns (Industrial/Military)
- Low Power
- Single 5.0V ± 10% Power Supply
- 2.0V Data Retention

- Easy Memory Expansion Using CE and OE Inputs
- **■** Fully TTL Compatible Inputs and Outputs
- Advanced CMOS Technology
- Fast t_{oe}
- Automatic Power Down when deselected
- Packages
 - -44-Pin SOJ, TSOP II



DESCRIPTION

The P4C1041 is a 262,144 words by 16 bits high-speed CMOS static RAM. The CMOS memory requires no clocks or refreshing, and has equal access and cycle times. Inputs are fully TTL-compatible. The RAM operates from a single $5.0V \pm 10\%$ tolerance power supply.


Access times as fast as 10 nanoseconds permit greatly enhanced system operating speeds. CMOS is utilized to reduce power consumption to a low level. The P4C1041 is a member of a family of PACE RAM™ products offering fast access times.

The P4C1041 device provides asynchronous operation with matching access and cycle times. Memory locations are specified on address pins A_0 to A_{17} . Reading is accomplished by device selection (\overline{CE} and output enabling (\overline{OE}) while write enable (\overline{WE}) remains HIGH. By presenting the address under these conditions, the data in the addressed memory location is presented on the data input/output pins. The input/output pins stay in the HIGH Z state when either \overline{CE} or \overline{OE} is HIGH or \overline{WE} is LOW.


Package options for the P4C1041 include 44-pin SOJ and TSOP packages.



FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION







RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade ⁽²⁾	Ambient Temperature	GND	V _{cc}
Commercial	0 - 70°C	0V	5.0V ± 10%
Industrial	-40 - 85°C	0V	5.0V ± 10%
Military	-55 - 125°C	0V	5.0V ± 10%

CAPACITANCES (4)

 $V_{CC} = 5.0V, T_A = 25^{\circ}C, f = 1.0MHz$

Sym	Parameter	Conditions	Тур.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	8	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	8	pF

MAXIMUM RATINGS (1)

Sym	Parameter	Value	Unit
V _{cc}	Power Supply Pin with Respect to GND	-0.5 to 7.0	V
V _{TERM}	Terminal Voltage with Respect to GND	-0.5 to VCC+0.5	V
T _A	Operating Temperature	-55 to 125	°C
T _{BIAS}	Temperature Under Bias	-55 to 125	°C
T _{STG}	Storage Temperature	-65 to 150	°C
I _{OUT}	DC Output Current	20	mA

DC ELECTRICAL CHARACTERISTICS

Over recommended operating temperature and supply voltage (2)

	Parameter	Total Constitution	P40	11	
Sym		Test Conditions	Min	Max	Unit
V _{IH}	Input High Voltage		2.2	V _{cc} +0.5	V
V _{IL}	Input Low Voltage		-0.5(3)	0.8	V
V _{oL}	Output Low Voltage (TTL Load)	I _{OL} = +8 mA, V _{CC} = Min.		0.4	V
V _{OH}	Output High Voltage (TTL Load)	$I_{OH} = -4 \text{ mA}, V_{CC} = \text{Min}.$	2.4		V
I _{LI}	Input Leakage Current	$V_{CC} = Max.$ $V_{IN} = GND \text{ to } V_{CC}$	-2	+2	μA
I _{LO}	Output Leakage Current	$V_{CC} = Max.,$ $\overline{CE} = V_{IH},$ $V_{OUT} = GND \text{ to } V_{CC}$	-1	+1	μА
I _{SB}	Standby Power Supply Current (TTL Input Levels)	$\overline{CE} \geq V_{IH}$ $V_{CC} = Max,$ $f = Max., Outputs Open$ $V_{IN} \geq V_{IH} \text{ or } V_{IN} \leq V_{IL}$	_	40	mA
I _{SB1}	Standby Power Supply Current (CMOS Input Levels)	$\overline{CE} \ge V_{CC} - 0.2V$ $V_{CC} = Max,$ $f = 0, Outputs Open$ $V_{IN} \ge V_{CC} - 0.3V \text{ or}$ $V_{IN} \le 0.3V$	_	6	mA

POWER DISSIPATION CHARACTERISTICS VS. SPEED

Sym	Parameter	Temperature Range	-10	-12	-15	-20	Unit
		Commercial	100	90	80	70	mA
I _{cc}	I _{cc} Dynamic Operating Current*	Industrial	100	90	80	70	mA
		Military	N/A	110	100	90	mA

 $^{^{*}}V_{CC}$ = 3.6V. Tested with outputs open. f = Max. Switching inputs are 0V and 3V. \overline{CE} = V_{IL} , \overline{OE} = V_{IH} .


AC ELECTRICAL CHARACTERISTICS—READ CYCLE

 $(V_{CC} = 5.0V \pm 10\%, All Temperature Ranges)$ (2)


Cum	Sym Parameter –		-10		-12		-15		-20	
Sylli			Max	Min	Max	Min	Max	Min	Max	Unit
t _{RC}	Read Cycle Time	10		12		15		20		ns
t _{AA}	Address Access Time		10		12		15		20	ns
t _{AC}	Chip Enable Access Time		10		12		15		20	ns
t _{oh}	Output Hold from Address Change	3		3		3		3		ns
t _{LZ}	Chip Enable to Output in Low Z	3		3		3		3		ns
t _{HZ}	Chip Disable to Output in High Z		5		6		7		8	ns
t _{oe}	Output Enable Low to Data Valid		5		6		7		8	ns
t _{oLZ}	Output Enable Low to Low Z	0		0		0		0		ns
t _{ohz}	Output Enable High to High Z		5		6		7		8	ns
t _{PU}	Chip Enable to Power Up Time	0		0		0		0		ns
t _{PD}	Chip Disable to Power Down Time		10		12		15		20	ns
t _{BE}	Byte Enable to Data Valid		5		6		7		8	ns
t _{LZBE}	Byte Enable to Low Z	0		0		0		0		ns
t _{HZBE}	Byte Disable to High Z		6		6		7		8	ns



TIMING WAVEFORM OF READ CYCLE NO. 1



TIMING WAVEFORM OF READ CYCLE NO. 2 (OE CONTROLLED)(5,6)



Notes


- Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to MAXIMUM rating conditions for extended periods may affect reliability.
- Extended temperature operation guaranteed with 400 linear feet per minute of air flow.
- 3. Transient inputs with $V_{_{IL}}$ not more negative than -2.0V and $V_{_{IH}} \le V_{_{CC}} + 0.5V$, are permissible for pulse widths up to 20 ns.
- 4. This parameter is sampled and not 100% tested.
- 5. WE is HIGH for READ cycle.
- 6. $\overline{\text{CE}}$ is LOW and $\overline{\text{OE}}$ is LOW for READ cycle.
- 7. ADDRESS must be valid prior to, or coincident with $\overline{\text{CE}}$ transition LOW.
- Transition is measured ± 200 mV from steady state voltage prior to change, with loading as specified in Figure 1. This parameter is sampled and not 100% tested.
- Read Cycle Time is measured from the last valid address to the first transitioning address.

AC CHARACTERISTICS—WRITE CYCLE

(V_{CC} = 5.0V ± 10%, All Temperature Ranges)⁽²⁾


Crane	Boundar	-1	10	-12		-15		-20		Unit
Sym.	ym. Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Unit
t _{wc}	Write Cycle Time	10		12		15		20		ns
t _{cw}	Chip Enable Time To End Of Write	7		8		10		10		ns
t _{AW}	Address Valid To End Of Write	7		8		10		10		ns
t _{AS}	Address Setup Time To Write Start	0		0		0		0		ns
t _{wp}	Write Pulse Width	7		8		10		10		ns
t _{AH}	Address Hold Time	0		0		0		0		ns
t _{DW}	Data Valid To End Of Write	5		6		7		8		ns
t _{DH}	Data Hold Time	0		0		0		0		ns
t _{wz}	Write Enable To Output In High Z		5		6		7		8	ns
t _{ow}	Output Active From End Of Write	5		5		0		0		ns
t _{LZWE}	WE High To Low Z	3		3		3		3		ns
t _{BW}	Byte Enable To End Of Write	7		8		10		10		ns

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (CE CONTROLLED)






TIMING WAVEFORM OF WRITE CYCLE NO. 2 (BLE OR BHE CONTROLLED)



TIMING WAVEFORM OF WRITE CYCLE NO. 3 (WE CONTROLLED, OE LOW)



AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	3ns
Input Timing Reference Level	1.5V
Output Timing Reference Value	1.5V
Output Load	See Figures 1 & 2




Figure 1. Output Load

Note:

Because of the ultra-high speed of the P4C1041, care must be taken when testing this device; an inadequate setup can cause a normal functioning part to be rejected as faulty. Long high-inductance leads that cause supply bounce must be avoided by bringing the $V_{\rm CC}$ and ground planes directly up to the contactor fingers. A 0.01 μF high frequency capacitor is also required between $V_{\rm CC}$ and ground. To avoid signal reflections,




Figure 2. Thevenin Equivalent

proper termination must be used; for example, a 50Ω test environment should be terminated into a 50Ω load with 1.73V (Thevenin Voltage) at the comparator input, and a 116Ω resistor must be used in series with D_{OLT} to match 166Ω (Thevenin Resistance).


TRUTH TABLE

Mode	CE	ŌĒ	WE	BLE	BHE	I/O ₀ - I/O ₇	I/O ₈ - I/O ₁₅	Power
Powerdown	Н	Х	X	Х	X	High Z	High Z	Standby
Read All Bits	L	L	Н	L	L	D _{out}	D _{out}	Active
Read Lower Bits Only	L	L	Н	L	Н	D _{out}	High Z	Active
Read Upper Bits Only	L	L	Н	Н	L	High Z	D _{out}	Active
Write All Bits	L	Х	L	L	L	D _{IN}	D _{IN}	Active
Write Lower Bits Only	L	Х	L	L	Н	D _{IN}	High Z	Active
Write Upper Bits Only	L	Х	L	Н	L	High Z	D _{IN}	Active
Selected, Outputs Disabled	L	Н	Н	Х	Х	High Z	High Z	Active

^{*} including scope and test fixture.





ORDERING INFORMATION




Pkg#	J8				
# Pins	44 (400 mil)				
Symbol	Min	Max			
Α	0.128	0.148			
A1	0.082	-			
b	0.013	0.023			
С	0.007	0.013			
D	1.120	1.130			
е	0.050	BSC			
Е	0.435	0.445			
E1	0.395	0.405			
E2	0.370 BSC				
Q	0.025	-			

SOJ SMALL OUTLINE IC PACKAGE









Pkg#	T2				
# Pins	4	4			
Symbol	Min	Max			
Α	0.039	0.047			
A_2	0.033	0.045			
b	0.012	0.016			
D	0.396	0.404			
Е	0.721	0.729			
е	0.0315 BSC				
H _D	0.462	0.470			

TSOP II THIN SMALL OUTLINE PACKAGE









REVISIONS

DOCUMENT NUMBER	SRAM 133
DOCUMENT TITLE	P4C1041 HIGH SPEED 256K X 16 (4 MEG) STATIC CMOS RAM

REV	ISSUE DATE	ORIGINATOR	DESCRIPTION OF CHANGE
OR	Jan-2007	JDB	New Data Sheet
Α	July-2008	JDB	Added Military processing, lead-free designation
В	Sept-2009	JDB	Updated TSOP II Package Drawing