

MSM66201/66P201/66207/ 66P207

nX 66K CMOS 16-Bit Microcontroller

GENERAL DESCRIPTION

The MSM66201/66207 is a high-performance microcontroller implemented in silicon-gate complementary metal-oxide semiconductor (CMOS) technology. Integrated within this chip are a 16-bit ALU, 32K bytes of mask-program ROM, 1024 bytes of data RAM, 48 I/O lines, multifunction 16-bit timers, a 10-bit A/D converter, a serial I/O port, a pulse-width modulator (PWM), and an oscillator. The MSM66P201/66P207 is the OTP (One-Time Programmable) versions of the MSM66201/66207.

FEATURES

- 8-bit external data bus interface
- 16-bit internal architecture
- 64K address space for program memory
 - MSM66201 : 16K bytes of internal ROM
Max. 48K bytes of external ROM
 - MSM66207 : 32K bytes of internal ROM
Max. 32K bytes of external ROM
- Internal ROMs of the MSM66P201/66P207 are OTP versions.
- 64K address space for data memory
 - MSM66201 : 512 bytes of internal RAM
Max. 63.5K bytes of external RAM
 - MSM66207 : 1024 bytes of internal RAM
Max. 63K bytes of external RAM
- High-speed execution
 - Minimum cycle for instruction : 400ns @ 10MHz
- Powerful instruction set
 - : 8/16-bit data transfer instructions
 - 8/16-bit arithmetic instructions
 - 16(8)bits × 16(8)bits → 32(16)bits
 - 32(16)bits + 16(8)bits → 32(16)bits
 - 16(8)bits ± 16(8)bits → 16(8)bits
 - 8/16-bit logic instructions
 - Bit manipulation instructions
 - ROM table reference instructions
- Numerous addressing modes
- I/O port
 - : 6 ports, 48 bits
 - Input/output port : 40 bits
 - Input : 8 bits
- Multifunctional 16-bit timer × 4
 - Each timer has the following 4 modes. : Auto-reload timer mode
 - Clock output mode
 - Capture register mode
 - Real time output mode


- Multifunctional serial port
 - : Baud rate generators independently used for transmit and receive
 - : Data length, parity, and stop bit setting
 - : Synchronous/asynchronous (UART) mode setting
 - : Multiprocessor communication mode/normal mode setting
 - : Receive error status detection
- 16-bit pulse width modulator × 2
- Watchdog timer
- Transition detector × 4
- 10-Bit A/D converter (8 channels)
- 1 non-maskable interrupt, 16 maskable interrupts
- Stand-by function

STOP mode	: Software clock stop mode
HALT mode	: Software CPU stop mode
HOLD mode	: Hardware CPU stop mode
- Package


64-pin plastic shrink DIP (SDIP64-P-750)	: (MSM66201-xxxSS) (MSM66P201-xxxSS)
	(MSM66207-xxxSS) (MSM66P207-xxxSS)
64-pin plastic QFP (QFP64-P-1414-BK)	: (MSM66201-xxxGS-BK) (MSM66P207-xxxGS-BK)
68-pin plastic QFJ (PLCC) (QFJ68-P-S950)	: (MSM66201-xxxJS) (MSM66P201-xxxJS)
	(MSM66207-xxxJS) (MSM66P207-xxxJS)
64-pin ceramic piggyback	: (MSM66G207VS)

* The piggyback type is used only for engineering samples.
 xxx indicates the code number.

BLOCK DIAGRAM




PIN CONFIGURATION (TOP VIEW)




64-Pin Plastic Shrink DIP

PIN CONFIGURATION (TOP VIEW) (Continued)



64-Pin Plastic QFP

PIN CONFIGURATION (TOP VIEW) (Continued)



68-Pin Plastic QFJ (PLCC)

PIN DESCRIPTION


Symbol	Type	Description
P0.0–P0.7/ AD0–AD7	I/O	P0: 8-bit I/O port. Each bit can be assigned to input or output. AD: Outputs the lower 8 bits of program counter during external program memory fetch, and receives the addressed instruction under the control of PSEN. This pin also outputs the address and outputs or inputs data during an external data memory access instruction, under the control of ALE, RD, and WR.
P1.0–P1.7/ A8–A15	I/O	P1: 8-bit I/O port. Each bit can be assigned to input or output. A: Outputs the upper 8 bits of program counter (PC _{8–15}) during external program memory fetch. This pin also outputs the upper 8 bits of address during external data memory access instructions.
P2.0–P2.2 P2.3–CLKOUT P2.4/HOLD P2.5/HLDA P2.6/TxC P2.7/RxC	I/O	P2: 8-bit I/O port. Each bit can be assigned to input or output. CLKOUT: Clock output pin. Output frequency range is equal to or twice the system clock. HOLD: Input pin to request the CPU to enter the hardware power-down state. HLDA: HOLD ACKNOWLEDGE: the HLDA signal appears in response to the HOLD signal and indicates that the CPU has entered the power-down state. TxC: Transmitter clock input/output pin. RxC: Receiver clock input/output pin.
P3.0/TxD P3.1/RxD P3.2/INT0 P3.3/INT1 P3.4/TM0IO P3.5/TM1IO P3.6/TM2IO P3.7/TM3IO	I/O	P3: 8-bit I/O port. Each bit can be assigned to input or output. TxD: Transmitter data output pin. RxD: Receiver data input pin. INT: Interrupt request input pin. Falling edge trigger or level trigger is selectable. TM0IO–TM3IO: One of the following signals is output or input. • Clock at twice the frequency range of the 16-bit timer overflow • Load trigger signal to the capture register input • Setting value output Whether the signal is input or output depends on the mode.
P4.0/TM0CK P4.1/TM1CK P4.2/PWM0 P4.3/PWM1 P4.4 – P4.7 TRANS0 – TRANS3	I/O	P4: 8-bit I/O port. Each bit can be assigned to input or output. TM0CK, TM1CK: Clock input pins of timer 0, timer 1. TRANS: Transition detector. The input pins which sense the falling edge and set the flag. PWM: 16-bit pulse-width modulator output pin.
P5.0 – P5.7/ A10 –A17	I	P5: 8-bit input port. A1: Analog signal input pin for A/D converter.

PIN DESCRIPTION (Continued)


Symbol	Type	Description
RESOUT	Output	Outputs "H" level in the case of internal reset. Reset to "L" level by program.
ALE	Output	Address Latch Enable: The timing pulse to latch the lower 8 bits of the address output from port 0 when the CPU accesses the external memory.
PSEN	Output	Program Strobe Enable: The strobe pulse to fetch to external program memory.
RD	Output	Output strobe activated during a bus read cycle. Used to enable data onto the bus from the external data memory.
WR	Output	Output strobe during a bus write cycle. Used as write strobe to external data memory.
READY	Input	Used when the CPU accesses low-speed peripherals.
EA	Input	Normally set to "H" level. If set to "L" level, the CPU fetches the code from external program memory.
FLT	Input	If FLT is "H" level, ALE, WR, RD, PSEN are set to "H" level when reset. If FLT is set to "L", ALE, WR, RD, PSEN are set to floating level when reset.
RES	Input	RESET input pin.
OSC0, OSC1	Input/Output	Oscillation circuit input and output.
NMI	Input	Non-maskable interrupt input pin (falling edge).
V _{REF}	—	Reference voltage input pin for A/D converter.
AGND	—	Ground for A/D converter.
V _{DD}	—	System power supply.
GND	—	Ground.

REGISTERS


Accumulator



Control Register (CR)



Pointing Register (PR)



Local Register

	7	0	7	0
er0	r1		r0	
er1	r3		r2	
er2	r5		r4	
er3	r7		r6	

SFR

Address (HEX)	Name	Symbol	R/W	8/16-bit Operation	Reset	
0000	System stack pointer	SSP	R/W	8/16	FFH	
0001		(ASSP)			FFH	
0002	Local register base	LRB			undefined	
0003		(ALRB)				
0004	Program status word	PSWL (APSW)				C8H
0005		PSWH				0CH
0006	Accumulator	ACC				00H
0007						00H
0010	Standby control register	SBYCON	W	8		F8H
0011	Watchdog timer	WDT				00H/WDT is stopped
0012	Peripheral control register	PRPHF	R/W		FDH	
0013	Stop code acceptor	STPACP	W		"0"	
0018	Interrupt request flag	IRQ	R/W	8/16	00H	
0019		00H				
001A	Interrupt enable flag	IE			00H	
001B					00H	
001C	External interrupt control register	EXICON		8	FCH	
0020	Port 0 data register	P0			undefined	
0021	Port 0 mode register	P0IO			00H	
0022	Port 1 data register	P1			undefined	
0023	Port 1 mode register	P1IO			00H	
0024	Port 2 data register	P2			undefined	
0025	Port 2 mode register	P2IO			00H	
0026	Port 2 secondary function control register	P2SF			07H	
0028	Port 3 data register	P3			undefined	
0029	Port 3 mode register	P3IO			00H	
002A	Port 3 secondary function control register	P3SF	00H			
002C	Port 4 data register	P4	undefined			
002D	Port 4 mode register	P4IO	00H			
002E	Port 4 secondary function control register	P4SF	00H			
002F	Port 5	P5	R		—	
0030	Timer 0 counter	TM0	R/W	16	00H	
0031					00H	
0032	Timer 0 register	TMR0			00H	
0033					00H	
0034	Timer 1 counter	TM1			00H	
0035					00H	
0036	Timer 1 register	TMR1			00H	
0037					00H	

SFR (Continued)

Address (HEX)	Name	Abbreviated Name	R/W	8/16-bit Operation	Reset
0038	Timer 2 counter	TM2	R/W	16	00H
0039					00H
003A	Timer 2 register	TMR2			00H
003B					00H
003C	Timer 3 counter	TM3			00H
003D					00H
003E	Timer 3 register	TMR3			00H
003F					00H
0040	Timer 0 control register	TCON0		8	00H
0041	Timer 1 control register	TCON1			00H
0042	Timer 2 control register	TCON2			00H
0043	Timer 3 control register	TCON3			00H
0046	Transition detector register	TRANSIT			undefined
0048	Serial port transmission baud rate generator counter	STTM			00H
0049	Serial port transmission baud rate generator register	STTMR			00H
004A	Serial port transmission baud rate generator control register	STTMC			0CH
004C	Serial port receiving baud rate generator counter	SRTM		00H	
004D	Serial port receiving baud rate generator register	SRTMR		00H	
004E	Serial port receiving baud rate generator control register	SRTMC		0EH	
0050	Serial port transmission mode control register	STCON		R/W	80H
0051	Serial port transmission data buffer register	STBUF	W		undefined
0054	Serial port receiving mode control register	SRCON	R/W		00H
0055	Serial port receiving data buffer register	SRBUF	R		undefined
0056	Serial port receiving error register	SRSTAT	R/W		F0H
0058	A/D scan mode register	ADSCAN			80H
0059	A/D select mode register	ADSEL			A0H
0060	A/D conversion result register 0	ADCR0	R		8/16
0061					

SFR (Continued)


Address (HEX)	Name	Abbreviated Name	R/W	8/16-bit operation	Reset
0062	A/D conversion result register 1	ADCR1	R	8/16	undefined
0063					
0064	A/D conversion result register 2	ADCR2			
0065					
0066	A/D conversion result register 3	ADCR3			
0067					
0068	A/D conversion result register 4	ADCR4			
0069					
006A	A/D conversion result register 5	ADCR5			
006B					
006C	A/D conversion result register 6	ADCR6			
006D					
006E	A/D conversion result register 7	ADCR7			
006F					
0070	PWM 0 counter	PWMC0	R/W		00H
0071					00H
0072	PWM 0 register	PWMR0			00H
0073					00H
0074	PWM 1 counter	PWMC1			00H
0075					00H
0076	PWM 1 register	PWMR1			00H
0077					00H
0078	PWM 0 control register	PWCON0		8	00H
007A	PWM 1 control register	PWCON1			00H

ADDRESSING MODES

The MSM66201/66207 supports 64KB of data space and 64KB of program space with various types of addressing modes. These modes are divided into the following types.


1. RAM Addressing (for data space)

1.1 Register Direct Addressing




1.2 Displacement Addressing

a) Zero Page




b) Direct Page




1.3 Pointing Register (PR) Indirect Addressing


a) Data Point (DP) Indirect




b) User Stack Pointer (USP) Indirect



c) Index Register (X1, X2) Indirect




1.4 Immediate Addressing




2. ROM Addressing (for program space)

2.1 Direct Addressing




2.2 Simple Indirect Addressing

a) Local Register Indirect




b) Pointing Register Indirect


1) Data Pointer (DP) Indirect




2) User Stack Pointer (USP) Indirect




3) Index Register (X1, X2) Indirect




c) System Stack Pointer (SSP) Indirect



d) Local Register Base (LRB) Indirect




e) RAM Indirect




2.3 Double Indirect Addressing


a) Data Pointer (DP) Double Indirect



b) User Stack Pointer (USP) Double Indirect




c) Index Register (X1, X2) Double Indirect




2.4 Indirect Addressing with 16-bit Offset

a) Pointing Register Indirect


1) Data Pointer (DP) Indirect




2) User Stack Pointer (USP) Indirect



3) Index Register (X1, X2) Indirect




b) RAM Indirect




MEMORY MAPS

Program Memory Space



* MSM66201 : 3FFFH

Data Memory Space



* MSM66201 : 027FH

ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

Parameter	Symbol	Condition		Rating	Unit
Supply Voltage	V _{DD}	GND=AGND=0V		-0.3 to 7.0	V
Input Voltage	V _I			-0.3 to V _{DD} +0.3	V
Output Voltage	V _O			-0.3 to V _{DD} +0.3	V
Analog Ref. Voltage	V _R			-0.3 to V _{DD} +0.3	V
Analog Input Voltage	V _{AI}			-0.3 to V _R	V
Power Dissipation	P _D	Ta=85°C per Package	64-pin shrink DIP	930 MAX.	mW
			64-pin QFP	565 MAX.	
			68-pin QFJ	1120 MAX.	
Storage Temperature	T _{STG}	—		-55 to +150	°C

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Condition	Range	Unit
Supply Voltage	V _{DD}	f _{OSC} ≤ 10MHz	4.5 to 5.5	V
Memory Hold Voltage	V _{DDH}	f _{OSC} = 0Hz	2.0 to 5.5	V
Operating Frequency	f _{OSC}	V _{DD} = 5V ±10%	0 to 10	MHz
Ambient Temperature	Ta	—	-40 to +85	°C
Fan Out	N	MOS load	20	—
		TTL load P0	2	
		TTL load P1, P2, P3, P4	1	

ELECTRICAL CHARACTERISTICS

DC Characteristics

($V_{DD} = 5V \pm 10\%$, $T_a = -40$ to $+85^\circ\text{C}$)

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
"H" Input Voltage 1, 3, 6	V _{IH}	—	2.4	—	V _{DD} +0.3	V
"H" Input Voltage 5, 7			4.0	—	V _{DD} +0.3	
"H" Input Voltage 8			4.2	—	V _{DD} +0.3	
"H" Input Voltage 2			3.6	—	V _{DD} +0.3	
"L" Input Voltage 1, 2, 3, 6	V _{IL}	—	−0.3	—	0.8	
"L" Input Voltage 5, 7			−0.3	—	0.8	
"L" Input Voltage 8			−0.3	—	0.4	
"H" Output Voltage 1, 4	V _{OH}	I _O = −400μA	4.2	—	—	
"H" Output Voltage 2		I _O = −200μA	4.2	—	—	
"L" Output Voltage 1, 4	V _{OL}	I _O = 3.2mA	—	—	0.4	
"L" Output Voltage 2		I _O = 1.6mA	—	—	0.4	
Input Leakage Current 3, 6, 7	I _{IH} /I _{IL}	V _I = V _{DD} /0V	—	—	1/−1	μA
Input Current 5			—	—	1/−20	
Input Current 8			—	—	10/−10	
"H" Output Current 1	I _{OH}	V _O = 2.4V	−2	—	—	mA
"H" Output Current 2			−1	—	—	
"L" Output Current 1	I _{OL}		10	—	—	
"L" Output Current 2			5	—	—	
Output Leakage Current 1, 2, 4	I _{LO}	V _O = V _{DD} /0V	—	—	±2	μA
Input Capacitance	C _I	f = 1MHz	—	5	—	pF
Output Capacitance	C _O	T _a = 25°C	—	7	—	
Analog Reference Power Supply Current	I _{REF}	In A/D converter operation	—	0.3	2	mA
		In A/D converter halt	—	0.5	10	μA
Current Consumption (during STOP) *	I _{DDS}	V _{DD} = 2V	—	0.2	10	μA
		—	—	1	100	
Current Consumption (during HALT)	I _{DDH}	f _{OSC} = 10MHz No Load	—	6	10	mA
			**—	8	15	
			—	20	35	
Current Consumption	I _{DD}		**—	30	40	

- Note: 1 Applied to P0
2 Applied to P1, P2, P3 and P4
3 Applied to P5
4 Applied to $\overline{\text{ALE}}$, $\overline{\text{PSEN}}$, $\overline{\text{RD}}$, $\overline{\text{WR}}$ and RESOUT
5 Applied to $\overline{\text{RES}}$ and $\overline{\text{NMI}}$
6 Applied to READY and EA
7 Applied to $\overline{\text{FLT}}$
8 Applied to OSC₀
* V_{DD} or 0V for ports serving as the input pin. No load for any other.
** Applied to MSM66P201/66P207

AC Characteristics

• External program memory control


(V_{DD}=5V±10%, Ta=-40 to +85°C)

Parameter	Symbol	Condition	Min.	Max.	Unit
Clock (OSC) Pulse	t _{φW}	—	50	—	ns
ALE Pulse Width	t _{AW}	C _L = 50pF	3t _{φW} -20	—	
PSEN Pulse Width	t _{PW}		4t _{φW} -20	—	
PSEN Pulse Delay Time	t _{PAD}		t _{φW} -20	t _{φW} +20	
Low Address Setup time	t _{AAS}		2t _{φW} -35	2t _{φW} +20	
Low Address Hold Time	t _{AAH}		t _{φW} -20	t _{φW} +40	
High Address Delay Time	t _{AAD}		t _{φW} -20	t _{φW} +40	
High Address Hold Time	t _{APH}		t _{φW} -20	t _{φW} +40	
Instruction Setup Time	t _{IS}		100	—	
Instruction Hold Time	t _{IH}		0	t _{φW} -20	

• External data memory control

(V_{DD}=5V±10%, Ta=-40 to +85°C)

Parameter	Symbol	Condition	Min.	Max.	Unit
Clock (OSC) Pulse	t _{φW}	—	50	—	ns
ALE Pulse Width	t _{AW}	C _L = 50pF	3t _{φW} -20	—	
R _D Pulse Width	t _{RW}		4t _{φW} -20	—	
W _R Pulse Width	t _{WW}		4t _{φW} -20	—	
R _D Pulse Delay Time	t _{RAD}		t _{φW} -20	t _{φW} +20	
W _R Pulse Delay Time	t _{WAD}		t _{φW} -20	t _{φW} +20	
Low Address Setup Time	t _{AAS}		2t _{φW} -35	2t _{φW} +20	
Low Address Hold Time	t _{AAH}		t _{φW} -20	t _{φW} +40	
High Address Delay Time	t _{AAD}		t _{φW} -20	t _{φW} +40	
High Address Hold Time	t _{ARH}		t _{φW} -20	t _{φW} +40	
High Address Hold Time	t _{AWH}		t _{φW} -20	t _{φW} +40	
Memory Data Setup Time	t _{MS}		100	—	
Memory Data Hold Time	t _{MH}		0	t _{φW} -20	
Data Delay Time	t _{DD}		t _{φW} -20	t _{φW} +40	
Data Hold Time	t _{DH}		t _{φW} -20	t _{φW} +40	



- Serial port control

Master mode


(V_{DD}=5V±10%, Ta=-40 to +85°C)

Parameter	Symbol	Condition	Min.	Max.	Unit
Clock (OSC) Pulse Width	t _{φW}	—	50	—	ns
Serial Clock Pulse Width	t _{SCKW}	—	8t _{φW}	—	
Data Setup Time	t _{STMXS}	C _L =50pF	8t _{φW} +40	—	
Data Hold Time	t _{STMXH}		6t _{φW} -20	—	
Input Data Setup Time	t _{SRMXS}		2t _{φW} +10	—	
Input Data Hold Time	t _{SRMXH}		50	—	

Slave mode

(V_{DD}=5V±10%, Ta=-40 to +85°C)

Parameter	Symbol	Condition	Min.	Max.	Unit
Clock (OSC) Pulse Width	t _{φW}	—	50	—	ns
Serial Clock Pulse Width	t _{SCKW}	—	8t _{φW}	—	
Data Setup Time	t _{STSXS}	C _L =50pF	6t _{φW} +40	—	
Data Hold Time	t _{STSH}		6t _{φW} -20	—	
Input Data Setup Time	t _{SRSXS}		100	—	
Input Data Hold Time	t _{SRSXH}		100	—	



A/D CONVERTER CHARACTERISTICS

Operating Range

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Power Supply Voltage	V _{DD}	f _{OSC} ≤ 10MHz	4.5	—	5.5	V
Analog Reference Voltage	V _R	V _{AG} = GND = 0V	4.5	—	V _{DD}	
Analog Input Voltage	V _{AI}		V _{AG}	—	V _R	
Analog Reference Power Voltage Resistance	R _R		—	16	—	kΩ
Operating Temperature	T _{OP}	V _{DD} = 5V ± 10%	−40	—	85	°C

A/D Converter Accuracy

• Normal operation mode

(V_{DD}=5V±10%, f_{OSC}=10MHz, T_a=−40 to 85°C)

Parameter	Symbol	Condition	Min.		Typ.		Max.		Unit
				*		*		*	
Resolution	n	See the recommended circuit V _R =V _{DD} V _{AG} =GND=0V	—	—	—	—	10	10	Bit
Absolute Error	E _A		—	—	—	—	+3.0 −3.5	+2.0 −3.5	LSB
Relative Error	E _R		—	—	—	—	±1.5	±1.0	LSB
Zero Point Error	E _Z	Analog input source impedance ≤5kΩ	0	0	—	—	+3.0	+2.0	LSB
Full Scale Error	E _F		−0.5	−1.0	—	—	−3.5	−3.5	LSB
Differential Linearity Error	E _D	One channel conversion time t _C =64μs	—	—	—	—	+3.0	+2.0	LSB
Crosstalk	E _C		—	—	±0.5	±0.5	—	—	LSB

* V_{DD}=5V, T_a=25°C


• HALT/HOLD operation mode

(V_{DD}=5V±10%, f_{OSC}=10MHz, T_a=−40 to 85°C)


Parameter	Symbol	Condition	Min.		Typ.		Max.		Unit
				*		*		*	
Resolution	n	See the recommended circuit V _R =V _{DD} V _{AG} =GND=0V	—	—	—	—	10	10	Bit
Absolute Error	E _A		—	—	—	—	+2.0 −3.5	+1.0 −2.0	LSB
Relative Error	E _R		—	—	—	—	±1.0	±0.5	LSB
Zero Point Error	E _Z	Analog input source impedance ≤5kΩ	+0.5	+0.5	—	—	+2.0	+1.0	LSB
Full Scale Error	E _F		−1.0	−1.5	—	—	−3.5	−2.0	LSB
Differential Linearity Error	E _D	One channel conversion time t _C =64μs	—	—	—	—	+2.0	+1.0	LSB
Crosstalk	E _C		—	—	±0.5	±0.5	—	—	LSB

* V_{DD}=5V, T_a=25°C

Recommended Circuit



A/D Converter Conversion Characteristics 1



Absolute error (Ea)

The absolute error indicates a difference between actual conversion and ideal conversion, excluding a quantizing error. The absolute error of the A/D converter gets larger as it approaches the zero point or full scale. (Refer to Conversion Characteristics Diagram 1.)


Relative error (Er)

The relative error indicates a deviation from a line which connects the center point of the zero point conversion width with that of the full scale conversion width, excluding a quantizing error.


The relative error of this A/D converter is almost due to a differential linearity error.

Zero point error (Ez) and full scale error (Ef)

The zero point error and full scale error indicate a difference between actual conversion and ideal conversion at the zero point and full scale, respectively. (Refer to Conversion Characteristics Diagram 1.)

A/D Converter Conversion Characteristics 2 (temperature characteristics)

**Conversion Characteristics
Diagram 2-1**



**Conversion Characteristics
Diagram 2-2**

Differential linearity error

The differential linearity error indicates a difference between the actual conversion width (actual step width) and ideal value (1LSB).

With this A/D converter, a voltage for actual conversion is shifted and the inclination of a voltage is changed, with changes of temperature (see Conversion Characteristics Diagram 2-1). Specifications described in the foregoing tables are established from Eta shown in Conversion Characteristics Diagram 2-1 ($ED = \text{Eta} - 1\text{LSB}$). Conversion Characteristics Diagram 2-2 shows temperature characteristics of differential linearity of Es in Conversion Characteristics Diagram 2-1.