



ELECTRICAL SPECIFICATIONS		
Nominal Frequency	16.384MHz	
Frequency Tolerance/Stability	±50ppm Maximum (Inclusive of all conditions: Calibration Tolerance at 25°C, Frequency Stability over the Operating Temperature Range,Supply Voltage Change, Output Load Change, First Year Aging at 25°C, Shock, and Vibration)	
Aging at 25°C	±5ppm/year Maximum	
Operating Temperature Range	-20°C to +70°C	
Supply Voltage	3.3Vdc ±0.3Vdc	
Input Current	28mA Maximum (Unloaded)	
Output Voltage Logic High (Voh)	Vdd-0.4Vdc Minimum, IOH = -8mA	
Output Voltage Logic Low (Vol)	0.4Vdc Maximum, IOL +8mA	
Rise/Fall Time	4nSec Maximum (Measured at 20% to 80% of waveform)	
Duty Cycle	50 ±10(%) (Measured at 50% of waveform)	
Load Drive Capability	30pF Maximum	
Output Logic Type	CMOS	
Pin 1 Connection	Tri-State (Disabled Output: High Impedance)	
Pin 1 Input Voltage (Vih and Vil)	70% of Vdd Minimum to enable output, 20% of Vdd Maximum to disable output, No Connect to enable output.	
Standby Current	20μA Maximum (Pin 1 = Ground)	
Disable Current	16mA Maximum (Pin 1 = Ground)	
Absolute Clock Jitter	±250pSec Maximum, ±100pSec Typical	
One Sigma Clock Period Jitter	±50pSec Maximum	
Start Up Time	10mSec Maximum	
Storage Temperature Range	-55°C to +125°C	


ENVIRONMENTAL & MECHANICAL SPECIFICATIONS		
Fine Leak Test	MIL-STD-883, Method 1014, Condition A	
Gross Leak Test	MIL-STD-883, Method 1014, Condition C	
Mechanical Shock	MIL-STD-202, Method 213, Condition C	
Resistance to Soldering Heat	MIL-STD-202, Method 210	
Resistance to Solvents	MIL-STD-202, Method 215	
Solderability	MIL-STD-883, Method 2003	
Temperature Cycling	MIL-STD-883, Method 1010	
Vibration	MIL-STD-883, Method 2007, Condition A	



MECHANICAL DIMENSIONS (all dimensions in millimeters)








PIN	CONNECTION
1	Tri-State (High Impedance)
2	Ground
3	Output
4	Supply Voltage

LINE	MARKING
1	ECLIPTEK
2	16.384M
3	PXXYZZ P=Configuration Designator XX=Ecliptek Manufacturing Code Y=Last Digit of the Year ZZ=Week of the Year

Suggested Solder Pad Layout


All Dimensions in Millimeters




All Tolerances are ±0.1



OUTPUT WAVEFORM & TIMING DIAGRAM



Test Circuit for CMOS Output



Note 1: An external $0.1\mu\text{F}$ low frequency tantalum bypass capacitor in parallel with a $0.01\mu\text{F}$ high frequency ceramic bypass capacitor close to the package ground and V_{DD} pin is required.

Note 2: A low capacitance (<12pF), 10X attenuation factor, high impedance (>10Mohms), and high bandwidth (>300MHz) passive probe is recommended.

Note 3: Capacitance value \dot{C}_L includes sum of all probe and fixture capacitance.



Recommended Solder Reflow Methods



Low Temperature Infrared/Convection 240°C

T _S MAX to T _L (Ramp-up Rate)	5°C/second Maximum
Preheat	
- Temperature Minimum (T _s MIN)	N/A
- Temperature Typical (T _S TYP)	150°C
- Temperature Maximum (T _s MAX)	N/A
- Time (t _s MIN)	60 - 120 Seconds
Ramp-up Rate (T _L to T _P)	5°C/second Maximum
Time Maintained Above:	
- Temperature (T∟)	150°C
- Time (t∟)	200 Seconds Maximum
Peak Temperature (T _P)	240°C Maximum
Target Peak Temperature (T _P Target)	240°C Maximum 1 Time / 230°C Maximum 2 Times
Time within 5°C of actual peak (tp)	10 seconds Maximum 2 Times / 80 seconds Maximum 1 Time
Ramp-down Rate	5°C/second Maximum
Time 25°C to Peak Temperature (t)	N/A
Moisture Sensitivity Level	Level 1

Low Temperature Manual Soldering

185°C Maximum for 10 seconds Maximum, 2 times Maximum.

High Temperature Manual Soldering

260°C Maximum for 5 seconds Maximum, 2 times Maximum.