

CMOS 8-bit Single Chip Microcomputer**Description**


The CXP872P48A is a CMOS 8-bit microcomputer which consists of A/D converter, serial interface, timer/counter, time base timer, vector interruption, high precision timing pattern generation circuit, PWM generator, PWM for tuner, VISS/VASS circuit, 32kHz timer/event counter, remote control receiving circuit, general purpose prescaler, HSYNC counter, VCR vertical sync separation circuit and the measuring circuit which measure signals of capstan FG and drum FG/PG and other servo systems, as well as basic configurations like 8-bit CPU, PROM, RAM and I/O port. They are integrated into a single chip.

Also this IC provides sleep/stop function which enables to lower power consumption and ultra-low speed instruction mode in 32kHz operation.

The CXP872P48A is the on-chip PROM version of the CXP87248A with on-chip mask ROM, providing the function of being able to write directly into the program. It is suitable for evaluation use during system development and for small quantity production.


Features


- A wide instruction set (213 instructions) which covers various types of data
 - 16-bit arithmetic instruction/multiplication and division instruction/boolean bit operation instruction
- Minimum instruction cycle
 - During operation 333ns/12MHz (3.0 to 5.5V)
 - During operation 250ns/16MHz (4.5 to 5.5V)
 - During operation 122 μ s/32kHz
- Incorporated PROM capacity 48 Kbytes
- Incorporated RAM capacity 1376 bytes
- Peripheral functions
 - A/D converter 8 bit, 12-channel, successive approximation system
(Conversion time 20.0 μ s/16MHz)
 - Serial interface Incorporated buffer RAM (1 to 32 bytes auto transfer) 1-channel
Incorporated 8-bit and 8-stage FIFO
(1 to 8 bytes auto transfer) 1-channel
 - Timer 8-bit timer
8-bit timer/counter
19-bit time base timer
32kHz timer/counter
 - High precision timing pattern generator PPG 19-pin 32-stage programmable
RTG 5-pin, 2-channel
 - PWM/DA gate output PWM 12-bit, 2-channel
(Repetitive frequency 62kHz/16MHz)
DA gate pulse output 13-bit, 4-channel
Capstan FG, Drum FG/PG, CTL input
 - Servo input control Incorporated 26-bit and 8-stage FIFO
 - VSYNC separator 14-bit, 1-channel
 - FRC capture unit Pulse duty auto detection circuit
 - PWM output 8-bit pulse measuring counter, 6-stage FIFO
 - VISS/VASS circuit 7-bit (SYNC1 input frequency divided, FRC capture possible)
 - Remote control receiving circuit 12-bit event counter (counts SYNC1 input)
 - General purpose prescaler 22 factors, 15 vectors, multi-interruption possible
 - HSYNC counter SLEEP/STOP
- Interruption
- Standby mode
- Package 100-pin plastic QFP/LQFP

**Structure**


Silicon gate CMOS IC

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

Block Diagram

Pin Assignment 1 (Top View) 100-pin QFP package

Note) 1. Vpp (Pin 90) is always connected to VDD.
 2. Vss (Pins 41 and 88) are both connected to GND.

Pin Assignment 2 (Top View) 100-pin LQFP package





Note) 1. Vpp (Pin 88) is always connected to VDD.
 2. Vss (Pins 39 and 86) are both connected to GND.

Pin Description

Symbol	I/O	Description				
PA0/PPO0 to PA7/PPO7	Output/Real time output	(Port A) 8-bit output port. Data is gated with PPO contents by OR-gate and they are output. (8 pins)	(Port B) 8-bit output port. Data is gated with PPO contents by OR-gate and they are output. (8 pins)	Programmable pattern generator (PPG) output. Functions as high precision real time pulse output port. (19 pins) PB0 and PB2 can be 3-state controlled with PPG.		
PB0/PPO8 to PB7/PPO15	Output/Real time output	(Port C) 8-bit I/O port, enables to specify I/O by bit unit. Data is gated with PPO or RTO contents by OR-gate and they are output. (8 pins)				
PC0/PPO16 to PC2/PPO18	I/O/Real time output	Real time pulse generator (RTG) output. Functions as high precision real time pulse output port. (5 pins) PC3 can be 3-state controlled with RTG.	(Port D) 8-bit I/O port. Enables to specify I/O by 4-bit unit. Enables to drive 12 mA sink current. (8 pins)			
PC3/RTO3 to PC7/RTO7	I/O/Real time output					
PD0 to PD7	I/O	(Port E) 8-bit port. Lower 2 bits are input port and upper 6 bits are output port. (8 pins)				
PE0/INT0/ CKOUT	Input/Input/Output	Input pin to request external interruption. Active when falling edge. System clock frequency division output. External event input pin for timer/counter. Input pin to request external interruption. Active when falling edge. PWM output pins. (2 pins) DA gate pulse output pins. (4 pins)	External event input pin for timer/counter. Input pin to request external interruption. Active when falling edge. PWM output pins. (2 pins) DA gate pulse output pins. (4 pins)	Output pin for HSYNC counter matching signal.		
PE1/EC/ INT2/HCOUT	Input/Input/Input/ Output					
PE2/PWM0	Output/Output					
PE3/PWM1	Output/Output					
PE4/DAA0	Output/Output					
PE5/DAA1	Output/Output					
PE6/DAB0	Output/Output					
PE7/DAB1	Output/Output					
AN0 to AN3	Input	Analog input pins to A/D converter. (12 pins)				
PF0/AN4 to PF3/AN7	Input/Input	(Port F) Lower 4 bits are input port and upper 4 bits are output port.				
PF4/AN8 to PF7/AN11	Output/Input	Lower 4 bits also serve as standby release input pins. (8 pins)				
SCK0	I/O	Serial clock (CH0) I/O pin.				
SO0	Output	Serial data (CH0) output pin.				
SI0	Input	Serial data (CH0) input pin.				
CS0	Input	Serial chip select (CH0) input pin.				

Symbol	I/O	Description	
PG0/CFG	Input/Input	(Port G) 8-bit input port. (8 pins)	Capstan FG input pin.
PG1/DFG	Input/Input		Drum FG input pin.
PG2/DPG	Input/Input		Drum PG input pin.
PG3/PBCTL	Input/Input		Playback CTL pulse input pin. External event input pin of timer/counter.
PG4/SYNC0	Input/Input		Composite sync signal input pin.
PG5/SYNC1	Input/Input		
PG6/EXI0	Input/Input		
PG7/EXI1	Input/Input		External input pin to FRC capture unit.
PH0 to PH7	Output	(Port H) 8-bit output port; Medium withstand voltage (12V) and high current (12 mA), N-ch open drain output. (8 pins)	
PI1/RMC	I/O/Input	(Port I) 7-bit I/O port. Enables to specify I/O by bit unit. (7 pins)	Remote control receiving circuit input pin.
PI2/PWM	I/O/Output		14-bit PWM output pin.
PI3/TO/DDO/ADJ	I/O/Output/Output /Output		Timer/counter, CTL duty detection, 32kHz oscillation adjustment output pin.
PI4/INT1/NMI	I/O/Input/Input		Input pin to request external interruption and non-maskable interruption. Active when falling edge.
PI5/SCK1	I/O/I/O		Serial clock (CH1) I/O pin.
PI6/SO1	I/O/Output		Serial data (CH1) output pin.
PI7/SI1	I/O/Input		Serial data (CH1) input pin.
PJ0 to PJ7	I/O	(Port J) 8-bit I/O port. Function as standby release input can be specified by bit unit. Enables to specify I/O by bit unit.	
EXTAL	Input	Connection pin of crystal oscillator for system clock. When supplying the external clock, input the external clock to EXTAL pin and input opposite phase clock to XTAL pin.	
XTAL	Output		
TEX	Input	Connection pin of crystal oscillator for 32kHz timer clock. When used as event counter, input to TEX pin and leave TX pin open. (Feedback resistor is not removed.)	
TX	Output		
RST	Input	System reset pin of active "L" level.	
MP	Input	Microprocessor mode input pin. Always connect to GND.	
AV _{DD}		Positive power supply pin of A/D converter.	
AV _{REF}	Input	Reference voltage input pin of A/D converter.	
AV _{ss}		GND pin of A/D converter.	
V _{DD}		Positive power supply pin.	
V _{pp}		Positive power supply pin used for writing incorporated PROM. Connect to V _{DD} during normal operation.	
V _{ss}		GND pin. Connect both V _{ss} pins to GND.	

Input/Output Circuit Formats for Pins

Pin	Circuit format	When reset
PA0/PPO0 to PA7/PPO7 PB4/PPO12 to PB7/PPO15 12 pins	 <p>Port A Port B</p> <p>PPO data</p> <p>Port A or Port B</p> <p>Data bus</p> <p>RD (Port A or Port B)</p> <p>Output becomes active from high impedance by data writing to port register.</p>	Hi-Z
PB0/PPO8 PB2/PPO10 2 pins	 <p>PPO8 or PPO10</p> <p>PB0 or PB2 data</p> <p>RD (Port B)</p> <p>Data bus</p> <p>PPO9 or PPO11</p> <p>PPG control status register bit 0 3-state control selection</p> <p>Output becomes active from high impedance by data writing to port register.</p>	Hi-Z
PB1/PPO9 PB3/PPO11 2 pins	 <p>PPO9 or PPO11</p> <p>PB1 or PB3 data</p> <p>RD (Port B)</p> <p>Data bus</p> <p>PPG control status register bit 0 3-state control selection</p> <p>Output becomes active from high impedance by data writing to port register.</p>	Hi-Z






Pin	Circuit format	When reset
PC0/PPO16 to PC2/PPO18 PC5/RTO5 to PC7/RTO7 6 pins	<p>Port C</p> <p>PPO, RTO data</p> <p>Port C data</p> <p>Port C direction</p> <p>(Every bit)</p> <p>Data bus</p> <p>RD (Port C)</p> <p>RD (Port C direction)</p> <p>Input protection circuit</p> <p>IP</p>	Hi-Z
PC3/RTO3 1 pin	<p>RTO3</p> <p>PC3 data</p> <p>PC3 direction</p> <p>Data bus</p> <p>RD (Port C)</p> <p>RTO4</p> <p>RD (Port C direction)</p> <p>RTG interruption control register bit 7 3-state control selection</p> <p>IP</p>	Hi-Z
PC4/RTO4 1 pin	<p>RTO4</p> <p>PC4 data</p> <p>PC4 direction</p> <p>Data bus</p> <p>RD (Port C)</p> <p>RTO data is OR-gate data of ch0 and ch1.</p> <p>RD (Port C direction)</p> <p>IP</p>	Hi-Z

Pin	Circuit format	When reset
PD0 to PD7 8 pins	<p>Port D</p> <p>Port D data</p> <p>Port D direction</p> <p>Data bus</p> <p>RD (Port D)</p> <p>(Every 4 bits) (PD0 to 3) (PD4 to 7)</p> <p>High current 12mA</p> <p>IP</p>	Hi-Z
PE0/INT0 /CKOUT 1 pin	<p>Port E</p> <p>Port E/PWM selection register bit 0, 1</p> <p>PS1 PS2 PS3</p> <p>MPX</p> <p>Data bus</p> <p>RD (Port E)</p> <p>Interruption circuit</p> <p>IP</p> <p>Input protection circuit</p>	Hi-Z
PE1/EC/INT2 /HCOUT 1 pin	<p>Port E</p> <p>Hi-Z control</p> <p>HCOUNT</p> <p>RD (Port E)</p> <p>To interruption circuit/event counter</p> <p>IP</p> <p>Input protection circuit</p>	Hi-Z

Pin	Circuit format	When reset
PE2/PWM0 PE3/PWM1 PE4/DAA0 PE5/DAA1 4 pins	<p>Port E</p>	Hi-Z
PE6/DAB0 PE7/DAB1 2 pins	<p>Port E</p>	H level
AN0 to AN3 4 pins	<p>Input multiplexer</p>	Hi-Z
PF0/AN4 to PF3/AN7 4 pins	<p>Port F</p> <p>Input multiplexer</p>	Hi-Z

Pin	Circuit format	When reset
PF4/AN8 to PF7/AN11 4 pins	<p>Port F</p> <p>Input multiplexer</p>	Hi-Z
PG0/CFG PG1/DFG PG2/DPG PG3/PBCTL PG4/SYNC0 PG5/SYNC1 PG6/EXI0 PG7/EXI1 8 pins	<p>Port G</p> <p>Schmitt input</p> <p>Servo input</p> <p>Data bus</p> <p>RD (Port G)</p> <p>Note) For PG4/SYNC0, PG5/SYNC1, there are CMOS schmitt input and TTL schmitt input.</p>	Hi-Z
PH0 to PH7 8 pins	<p>Port H</p> <p>Medium withstand voltage 12V</p> <p>High current 12mA</p>	Hi-Z
PI2/PWM PI3/TO/ DDO/ADJ 2 pins	<p>Port I</p> <p>Port I function select</p> <p>PI2: From 14-bit PWM PI3: (From timer/counter, CTL duty detection circuit, 32kHz timer)</p> <p>MPX</p> <p>IP</p> <p>RD (Port I)</p>	Hi-Z

Pin	Circuit format	When reset
PI1/RMC PI4/INT1/NMI PI7/SI1 3 pins	<p>Port I</p> <p>(PI1: To remote control circuit PI4: To interruption circuit PI7: To serial CH1)</p>	Hi-Z
PI5/SCK1 PI6/SO1 2 pins	<p>Port I</p> <p>Note) PI5 is schmitt input PI6 is inverter input</p>	Hi-Z
PJ0 to PJ7 8 pins	<p>Port J</p> <p>Edge detection</p> <p>Standby release</p>	Hi-Z
CS0 SI0 2 pins	<p>Schmitt input</p> <p>To SIO</p>	Hi-Z
SO0 1 pin	<p>SO0 from SIO</p> <p>SO0 output enable</p>	Hi-Z

Pin	Circuit format	When reset
<u>SCK0</u> 1 pin	 <p>Internal serial clock from SIO SCK0 output enable External serial clock to SIO Schmitt input</p>	Hi-Z
EXTAL XTAL 2 pins	 <ul style="list-style-type: none"> Shows the circuit composition during oscillation. Feedback resistor is removed during stop. 	Oscillation
TEX TX 2 pins	 <ul style="list-style-type: none"> Shows the circuit composition during oscillation. Feedback resistor is removed during 32kHz oscillation circuit stop by software. At this time TEX pin outputs "L" level and TX pin outputs "H" level. 	Oscillation
<u>RST</u> 1 pin	 <p>Mask option Pull-up resistor Schmitt input</p>	L level
MP 1 pin	 <p>IP CPU mode</p>	Hi-Z

Absolute Maximum Ratings(V_{SS} = 0V)

Item	Symbol	Rating	Unit	Remarks
Supply voltage	V _{DD}	-0.3 to +7.0	V	
	V _{PP}	-0.3 to +13	V	Unique to version with incorporated PROM
	A _{VDD}	A _{VSS} to +7.0* ¹	V	
	A _{VSS}	-0.3 to +0.3	V	
Input voltage	V _{IN}	-0.3 to +7.0* ²	V	
Output voltage	V _{OUT}	-0.3 to +7.0* ²	V	
Medium withstand output voltage	V _{OUTP}	-0.3 to +15.0	V	PH pin
High level output current	I _{OH}	-5	mA	
High level total output current	ΣI_{OH}	-50	mA	Total of output pins
Low level output current	I _{OL}	15	mA	Other than high current output pins: per pin
	I _{OLC}	20	mA	High current port output pin* ³ : per pin
Low level total output current	ΣI_{OL}	130	mA	Total of output pins
Operating temperature	T _{OPR}	-10 to +75	°C	
Storage temperature	T _{STG}	-55 to +150	°C	
Allowable power dissipation	P _D	600	mW	QFP package type
		380		LQFP package type

*¹ A_{VDD} and V_{DD} should be set to a same voltage.*² V_{IN} and V_{OUT} should not exceed V_{DD} + 0.3V.*³ The high current operation transistors are the N-ch transistors of the PD and PH ports.

Note) Usage exceeding absolute maximum ratings may permanently impair the LSI. Normal operation should better take place under the recommended operating conditions. Exceeding those conditions may adversely affect the reliability of the LSI.

Recommended Operating Conditions

(Vss = 0V)

Item	Symbol	Min.	Max.	Unit	Remarks
Supply voltage	V _{DD}	3.0	5.5	V	High-speed mode guaranteed operation range (1/2 dividing clock)
		2.7	5.5		Low-speed mode guaranteed operation range (1/16 dividing clock)
		2.7	5.5		Guaranteed operation range by TEX clock
		2.5	5.5		Guaranteed data hold range during STOP
	V _{pp}	V _{pp} = V _{DD}		V	*10
Analog supply voltage	A V _{DD}	3.0	5.5	V	*1
High level input voltage	V _{IH}	0.7V _{DD}	V _{DD}	V	*2
	V _{IHS}	0.8V _{DD}	V _{DD}	V	CMOS schmitt input*3 and PE0/INT0 pin
			5.5	V	CMOS schmitt input*7
	V _{IHTS}	2.2	5.5	V	TTL schmitt input*4
	V _{IHEX}	V _{DD} – 0.4	V _{DD} + 0.3	V	EXTAL pin*5, *8 TEX pin*6, *8
		V _{DD} – 0.2	V _{DD} + 0.2	V	EXTAL pin*5, *9 TEX pin*6, *9
Low level input voltage	V _{IL}	0	0.3V _{DD}	V	*2, *8
			0.2V _{DD}	V	*2, *9
	V _{IILS}	0	0.2V _{DD}	V	CMOS schmitt input*3 and PE0/INT0 pin
	V _{IILTS}	0	0.8	V	TTL schmitt input*4
	V _{IILEX}	-0.3	0.4	V	EXTAL pin*5, *8 TEX pin*6, *8
		-0.3	0.2	°C	EXTAL pin*5, *9 TEX pin*6, *9
Operating temperature	To pr	-10	+75		

*1 AV_{DD} and V_{DD} should be set to a same voltage.

*2 Normal input port (each pin of PC, PD, PF0 to PF3, PG, PI and PJ), MP pin.

*3 Each pin of SCK0, RST, PE1/EC/INT2, PI1/RMC, PI4/INT1/NMI, PI5/SCK1 and PI7/SI1.

*4 Each pin of PG4 and PG5 (When TLL schmitt input is selected for the product)

*5 It specifies only when the external clock is input.

*6 It specifies only when the external event count is input.

*7 Each pin of CS0, SI0, and PG (When CMOS schmitt input is selected for the product)

*8 When the supply voltage (V_{DD}) is within a range from 4.5 to 5.5V.*9 When the supply voltage (V_{DD}) is within a range from 3.0 to 3.6V.*10 V_{pp} should be the same voltage as V_{DD}.

DC Characteristics**Supply Voltage (V_{DD}) 4.5 to 5.5V**

(Ta = -10 to +75°C, Vss = 0V)

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
High level output voltage	V_{OH}	PA to PD, PE2 to PE7, PF4 to PF7,	$V_{DD} = 4.5V$, $I_{OH} = -0.5mA$	4.0			V
			$V_{DD} = 4.5V$, $I_{OH} = -1.2mA$	3.5			V
Low level output voltage	V_{OL}	PH (V_{OL} only) PI1 to PI7 PJ, SO0, SCK0	$V_{DD} = 4.5V$, $I_{OL} = 1.8mA$			0.4	V
			$V_{DD} = 4.5V$, $I_{OL} = 3.6mA$			0.6	V
		PD, PH	$V_{DD} = 4.5V$, $I_{OL} = 12.0mA$			1.5	V
Input current	I_{IHE}	EXTAL	$V_{DD} = 5.5V$, $V_{IH} = 5.5V$	0.5		40	μA
	I_{ILE}		$V_{DD} = 5.5V$, $V_{IL} = 0.4V$	-0.5		-40	μA
	I_{IHT}	TEX	$V_{DD} = 5.5V$, $V_{IH} = 5.5V$	0.1		10	μA
	I_{ILT}		$V_{DD} = 5.5V$, $V_{IL} = 0.4V$	-0.1		-10	μA
	I_{ILR}	\overline{RST}^{*1}		-1.5		-400	μA
I/O leakage current	I_{IZ}	PA to PG, PI, PJ, MP AN0 to AN3, CS0, SI0, SO0 SCK0, \overline{RST}^{*1}	$V_{DD} = 5.5V$, $V_I = 0, 5.5V$			± 10	μA
Open drain output leakage current (N-ch Tr OFF in state)	I_{LOH}	PH	$V_{DD} = 5.5V$ $V_{OH} = 12V$			50	μA
Supply current* ²	I_{DD1}	V_{DD}	16MHz crystal oscillation ($C_1 = C_2 = 15pF$) $V_{DD} = 5V \pm 0.5V^{*3}$		27	45	mA
	I_{DDS1}		SLEEP mode $V_{DD} = 5V \pm 0.5V$		2	8	mA
	I_{DD2}		32kHz crystal oscillation ($C_1 = C_2 = 47pF$) $V_{DD} = 3V \pm 0.3V$		500	1000	μA
	I_{DDS2}		SLEEP mode $V_{DD} = 3V \pm 0.3V$		10	30	μA
	I_{DDS3}		STOP mode (EXTAL and TEX pins oscillation stop) $V_{DD} = 5V \pm 0.5V$			30	μA
Input capacitance	C_{IN}	Other than V_{DD} , V_{ss} , AV_{DD} , and AV_{ss}	Clock 1MHz 0V other than the measured pins		10	20	pF

*1 \overline{RST} pin specifies the input current when the pull-up resistor is selected, and specifies leakage current when non-resistor is selected.

*2 When entire output pins are open.

*3 When setting upper 2 bits (CPU clock selection) of clock control register CLC (address: 00FEH) to "00" and operating in high speed mode (1/2 dividing clock).

Supply Voltage (V_{DD}) 3.0 to 3.6V

(Ta = -10 to +75°C, Vss = 0V)

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
High level output voltage	V _{OH}	PA to PD, PE2 to PE7, PF4 to PF7, PH (V _{OL} only) PI1 to PI7 PJ, S00, SCK0	V _{DD} = 3.0V, I _{OH} = -0.15mA	2.7			V
			V _{DD} = 3.0V, I _{OH} = -0.5mA	2.3			V
Low level output voltage	V _{OL}	V _{OL} only PI1 to PI7 PJ, S00, SCK0	V _{DD} = 3.0V, I _{OL} = 1.2mA			0.3	V
			V _{DD} = 3.0V, I _{OL} = 1.6mA			0.5	V
		PD, PH	V _{DD} = 3.0V, I _{OL} = 5mA			1.0	V
Input current	I _{IHE}	EXTAL	V _{DD} = 3.6V, V _{IH} = 3.6V	0.3		20	μA
	I _{IIE}		V _{DD} = 3.6V, V _{IL} = 0.3V	-0.3		-20	μA
	I _{IHT}	TEX	V _{DD} = 3.6V, V _{IH} = 3.6V	0.1		10	μA
	I _{ILT}		V _{DD} = 3.6V, V _{IL} = 0.3V	-0.1		-10	μA
	I _{ILR}	RST*1		-0.9		-200	μA
I/O leakage current	I _{Iz}	PA to PG, PI, PJ, MP AN0 to AN3, CS0, SI0, S00 SCK0, RST*1	V _{DD} = 3.6V, V _I = 0, 3.6V			±10	μA
Open drain output leakage current	I _{LOH}	PH	V _{DD} = 3.6V, V _{OH} = 12V			50	μA
Supply current*2	I _{DD1}	V _{DD}	12MHz crystal oscillation (C ₁ = C ₂ = 15pF) V _{DD} = 3.3V ± 0.3V*3		12	25	mA
	I _{DDS1}		SLEEP mode V _{DD} = 3.3V ± 0.3V		0.8	2.5	mA
	I _{DDS3}		STOP mode (EXTAL and TEX pins oscillation stop) V _{DD} = 3.3V ± 0.3V			30	μA
Input capacitance	C _{IN}	Other than V _{DD} , V _{ss} , AV _{DD} , and AV _{ss}	Clock 1MHz 0V other than the measured pins		10	20	pF

*1 RST pin specifies the input current when the pull-up resistor is selected, and specifies leakage current when non-resistor is selected.

*2 When entire output pins are open.

*3 When setting upper 2 bits (CPU clock selection) of clock control register CLC (address: 00FEH) to "00" and operating in high speed mode (1/2 dividing clock).




AC Characteristics**(1) Clock timing**

(Ta = -10 to +75°C, VDD = 3.0 to 5.5V, Vss = 0V)

Item	Symbol	Pins	Conditions	Min.	Max.	Unit
System clock frequency	fc	XTAL EXTAL	Fig. 1, Fig. 2 VDD = 4.5 to 5.5V	1	16	MHz
				1	12	
System clock input pulse width	tXL, tXH	XTAL EXTAL	Fig. 1, Fig. 2 VDD = 4.5 to 5.5V (External clock drive)	28		ns
				37.5		
System clock input rise and fall times	tCR, tCF	XTAL EXTAL	Fig. 1, Fig. 2 (External clock drive)		200	ns
Event count clock input pulse width	tEH, tEL	EC	Fig. 3	tsys × 4*		ns
Event count clock input rise and fall times	tER, tEF	EC	Fig. 3		20	ns
System clock frequency	fc	TEX TX	Fig. 2 VDD = 2.7 to 5.5V (32kHz clock applied condition)	32.768		kHz
Event count clock input pulse width	tTL, tTH	TEX	Fig. 3	10		μs
Event count clock input rise and fall times	tTR, tTF	TEX	Fig. 3		20	ms

* tsys indicates three values according to the contents of the clock control register (address; 00FEH) upper 2 bits (CPU clock selection).

tsys [ns] = 2000/fc (Upper 2 bits = "00"), 4000/fc (Upper 2 bits = "01"), 16000/fc (Upper 2 bits = "11")

Fig. 1. Clock timing**Fig. 2. Clock applied condition****Fig. 3. Event count clock timing**

(2) Serial transfer (CH0)

(Ta = -10 to +75°C, VDD = 4.5 to 5.5V, Vss = 0V)

Item	Symbol	Pins	Conditions	Min.	Max.	Unit
$\overline{CS} \downarrow \rightarrow \overline{SCK}$ delay time	t _{DCSK}	SCK0	Chip select transfer mode (\overline{SCK} = output mode)		t _{sys} + 200	ns
$\overline{CS} \uparrow \rightarrow \overline{SCK}$ floating delay time	t _{DCKF}	SCK0	Chip select transfer mode (\overline{SCK} = output mode)		t _{sys} + 200	ns
$\overline{CS} \downarrow \rightarrow SO$ delay time	t _{DCSO}	SO0	Chip select transfer mode		t _{sys} + 200	ns
$\overline{CS} \downarrow \rightarrow SO$ floating delay time	t _{DCSOF}	SO0	Chip select transfer mode		t _{sys} + 200	ns
\overline{CS} high level width	t _{WHCS}	$\overline{CS0}$	Chip select transfer mode	t _{sys} + 200		ns
\overline{SCK} cycle time	t _{KCY}	SCK0	Input mode	2t _{sys} + 200		ns
			Output mode	8000/fc		ns
\overline{SCK} high and low level widths	t _{KH} t _{KL}	SCK0	Input mode	t _{sys} + 100		ns
			Output mode	8000/fc - 100		ns
SI input set-up time (against $\overline{SCK} \uparrow$)	t _{SIK}	SI0	\overline{SCK} input mode	-t _{sys} + 100		ns
			\overline{SCK} output mode	200		ns
SI input hold time (against $\overline{SCK} \uparrow$)	t _{KSI}	SI0	\overline{SCK} input mode	2t _{sys} + 100		ns
			\overline{SCK} output mode	100		ns
$\overline{SCK} \downarrow \rightarrow SO$ delay time	t _{KSO}	SO0	\overline{SCK} input mode		2t _{sys} + 200	ns
			\overline{SCK} output mode		100	ns

Note 1) t_{sys} indicates three values according to the contents of the clock control register (address; 00FEH)
upper 2 bits (CPU clock selection).

t_{sys} [ns] = 2000/fc (Upper 2 bits = "00"), 4000/fc (Upper 2 bits = "01"), 16000/fc (Upper 2 bits = "11")

Note 2) CS, SCK, SI and SO mean each pin of $\overline{CS} \rightarrow \overline{CS0}$, SCK \rightarrow SCK0, SI \rightarrow SI0, and SO \rightarrow SO0 respectively.

Note 3) The load of SCK output mode and SO output delay time is 50pF + 1 TTL.

(2) Serial transfer (CH0)

(Ta = -10 to +75°C, VDD = 3.0 to 3.6V, Vss = 0V)


Item	Symbol	Pins	Conditions	Min.	Max.	Unit
$\overline{CS} \downarrow \rightarrow \overline{SCK}$ delay time	t _{DCSK}	SCK0	Chip select transfer mode (\overline{SCK} = output mode)		t _{sys} + 250	ns
$\overline{CS} \uparrow \rightarrow \overline{SCK}$ floating delay time	t _{DCSKF}	$\overline{SCK0}$	Chip select transfer mode (\overline{SCK} = output mode)		t _{sys} + 200	ns
$\overline{CS} \downarrow \rightarrow SO$ delay time	t _{DCSO}	SO0	Chip select transfer mode		t _{sys} + 250	ns
$\overline{CS} \downarrow \rightarrow SO$ floating delay time	t _{DCSOF}	SO0	Chip select transfer mode		t _{sys} + 200	ns
\overline{CS} high level width	t _{WHCS}	$\overline{CS0}$	Chip select transfer mode	t _{sys} + 200		ns
SCK cycle time	t _{KCY}	$\overline{SCK0}$	Input mode	2t _{sys} + 200		ns
			Output mode	8000/fc		ns
SCK high and low level widths	t _{KH} t _{KL}	$\overline{SCK0}$	Input mode	t _{sys} + 100		ns
			Output mode	8000/fc - 150		ns
SI input set-up time (against $\overline{SCK} \uparrow$)	t _{SIK}	SI0	\overline{SCK} input mode	-t _{sys} + 100		ns
			\overline{SCK} output mode	200		ns
SI input hold time (against $\overline{SCK} \uparrow$)	t _{KSI}	SI0	\overline{SCK} input mode	2t _{sys} + 100		ns
			\overline{SCK} output mode	100		ns
SCK $\downarrow \rightarrow SO$ delay time	t _{KSO}	SO0	\overline{SCK} input mode		2t _{sys} + 250	ns
			\overline{SCK} output mode		125	ns

Note 1) t_{sys} indicates three values according to the contents of the clock control register (address; 00FEH)
upper 2 bits (CPU clock selection).

t_{sys} [ns] = 2000/fc (Upper 2 bits = "00"), 4000/fc (Upper 2 bits = "01"), 16000/fc (Upper 2 bits = "11")

Note 2) CS, SCK, SI and SO mean each pin of $\overline{CS} \rightarrow \overline{CS0}$, $\overline{SCK} \rightarrow \overline{SCK0}$, $\overline{SI} \rightarrow \overline{SI0}$, and $\overline{SO} \rightarrow \overline{SO0}$ respectively.

Note 3) The load of SCK output mode and SO output delay time is 50pF.

Fig. 4. Serial transfer timing (CH0)

Serial transfer (CH1) (SIO mode)

(Ta = -10 to +75°C, VDD = 4.5 to 5.5V, Vss = 0V)

Item	Symbol	Pins	Conditions	Min.	Max.	Unit
SCK1 cycle time	t _{KCY}	SCK1	Input mode	2t _{sys} + 200		ns
			Output mode	16000/fc		ns
SCK1 high and low level widths	t _{KH} t _{KL}	SCK1	Input mode	t _{sys} + 100		ns
			Output mode	8000/fc - 50		ns
SI1 input set-up time (against SCK1 ↑)	t _{SIK}	SI1	SCK1 input mode	100		ns
			SCK1 output mode	200		ns
SI1 input hold time (against SCK1 ↑)	t _{KSI}	SI1	SCK1 input mode	t _{sys} + 200		ns
			SCK1 output mode	100		ns
SCK1 ↓ → SO1 delay time	t _{KSO}	SO1	SCK1 input mode		t _{sys} + 200	ns
			SCK1 output mode		100	ns

Note 1) t_{sys} indicates three values according to the contents of the clock control register (address; 00FEH)
upper 2 bits (CPU clock selection).

t_{sys} [ns] = 2000/fc (Upper 2 bits = "00"), 4000/fc (Upper 2 bits = "01"), 16000/fc (Upper 2 bits = "11")

Note 2) The load of SCK1 output mode and SO1 output delay time is 50pF + 1 TTL.

Serial transfer (CH1) (SIO mode)


(Ta = -10 to +75°C, VDD = 3.0 to 3.6V, Vss = 0V)

Item	Symbol	Pins	Conditions	Min.	Max.	Unit
SCK1 cycle time	t _{KCY}	SCK1	Input mode	2t _{sys} + 200		ns
			Output mode	16000/fc		ns
SCK1 high and low level widths	t _{KH} t _{KL}	SCK1	Input mode	t _{sys} + 100		ns
			Output mode	8000/fc - 150		ns
SI1 input set-up time (against SCK1 ↑)	t _{SIK}	SI1	SCK1 input mode	100		ns
			SCK1 output mode	200		ns
SI1 input hold time (against SCK1 ↑)	t _{KSI}	SI1	SCK1 input mode	t _{sys} + 200		ns
			SCK1 output mode	100		ns
SCK1 ↓ → SO1 delay time	t _{KSO}	SO1	SCK1 input mode		t _{sys} + 250	ns
			SCK1 output mode		125	ns

Note 1) t_{sys} indicates three values according to the contents of the clock control register (address; 00FEH)
upper 2 bits (CPU clock selection).

t_{sys} [ns] = 2000/fc (Upper 2 bits = "00"), 4000/fc (Upper 2 bits = "01"), 16000/fc (Upper 2 bits = "11")

Note 2) The load of SCK1 output mode and SO1 output delay time is 50pF.

Fig. 5. Serial transfer CH1 timing (SIO mode)

Serial transfer (CH1) (Special mode)

(Ta = -10 to +75°C, VDD = 4.5 to 5.5V, Vss = 0V)

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
SO1 cycle time	tLCY	SO1 SI1	Note 1)		104		μs
SI1 data set-up time	tLSU	SI1		2			μs
SI1 data hold time	tLHD	SI1		2			μs

Note 1) tLCY specifies only serial mode register (CH1) (SIOM1: address 01FAH) lower 2 bits (SO1 clock selection) has been set at 104μs.

Note 2) The load of SO1 pin is 50pF + 1 TTL.

Serial transfer (CH1) (Special mode)


(Ta = -10 to +75°C, VDD = 3.0 to 3.6V, Vss = 0V)

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
SO1 cycle time	tLCY	SO1 SI1	Note 1)		104		μs
SI1 data set-up time	tLSU	SI1		2			μs
SI1 data hold time	tLHD	SI1		2			μs

Note 1) tLCY specifies only serial mode register (CH1) (SIOM1: address 01FAH) lower 2 bits (SO1 clock selection) has been set at 104μs.

Note 2) The load of SO1 pin is 50pF.

Fig. 6. Serial transfer CH1 timing (Special mode)




(3) General purpose prescaler

(Ta = -10 to +75°C, VDD = 3.0 to 5.5V, Vss = 0V)

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
External clock input frequency	fPCK	SYNC1				12	MHz
External clock input pulse width	tWH, tWL	SYNC1		33			ns
External clock input rise and fall times	tR tF	SYNC1				200	ns

Fig. 7. General purpose prescaler timing



(4) HSYNC counter

(Ta = -10 to + 75°C, VDD = 3.0 to 5.5V, Vss = 0V)


Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
External clock input frequency	fHCK	SYNC1				12	MHz
External clock input pulse width	tWH, tWL	SYNC1		33			ns
External clock input rise and fall times	tR tF	SYNC1				200	ns
HCOUT output delay time (against SYNC1 ↑)	tHLH	HCOUT	External clock input SYNC1 tR = tF = 6ns		t _{sys} + 130	t _{sys} + 220	ns
	tHHL				t _{sys} + 90	t _{sys} + 150	ns
HCOUT output rise and fall times	tTLH	HCOUT	External clock input SYNC1 tR = tF = 6ns		100	280	ns
	tTHL				30	70	ns

Note 1) t_{sys} indicates three values according to the contents of the clock control register (address; 00FEH)
upper 2 bits (CPU clock selection).

t_{sys} [ns] = 2000/fc (Upper 2 bits = "00"), 4000/fc (Upper 2 bits = "01"), 16000/fc (Upper 2 bits = "11")

Note 2) The load of HCOUT pin is 50pF.

Fig. 8. HSYNC counter timing




(5) A/D converter characteristics (Ta = -10 to +75°C, VDD = AVDD = 4.5 to 5.5V, AVREF = 4.0 to AVDD, VSS = AVss = 0V)

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
Resolution						8	Bits
Linearity error			Ta = 25°C VDD = AVDD = AVREF = 5.0V			±1	LSB
Absolute error			VSS = AVss = 0V			±2	LSB
Conversion time	tCONV			160/fADC*			μs
Sampling time	tSAMP			12/fADC*			μs
Reference input voltage	VREF	AVREF	VDD = AVDD = 4.5 to 5.5V	AVDD - 0.5		AVDD	V
Analog input voltage	VIAN	AN0 to AN11		0			V
AVREF current	IREF	AVREF	Operating mode		0.6	1.0	mA
	IREFS		SLEEP mode STOP mode 32kHz operating mode			10	μA

(Ta = -10 to +75°C, VDD = AVDD = 3.0 to 3.6V, AVREF = 2.7 to AVDD, VSS = AVss = 0V)

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
Resolution						8	Bits
Linearity error			Ta = 25°C VDD = AVDD = AVREF = 5.0V			±1	LSB
Absolute error			VSS = AVss = 0V			±2	LSB
Conversion time	tCONV			160/fADC*			μs
Sampling time	tSAMP			12/fADC*			μs
Reference input voltage	VREF	AVREF	VDD = AVDD = 3.0 to 3.6V	AVDD - 0.3		AVDD	V
Analog input voltage	VIAN	AN0 to AN11		0			V
AVREF current	IREF	AVREF	Operating mode		0.4	0.7	mA
	IREFS		SLEEP mode STOP mode 32kHz operating mode			10	μA

Fig. 9. Definitions of A/D converter terms



* The value of fADC is as follows by selecting ADC operation clock (MSC: address 01FFH bit 0).

When PS2 is selected, fADC = fc/2

When PS1 is selected, fADC = fc

(6) Interruption, reset input

(Ta = -10 to +75°C, V_{DD} = 3.0 to 5.5V, V_{SS} = 0V)

Item	Symbol	Pins	Conditions	Min.	Max.	Unit
External interruption high and low level widths	t _{IH} t _{IL}	<u>INT0</u> <u>INT1</u> <u>INT2</u> NMI PJ0 to PJ7		1		μs
Reset input low level width	t _{RSL}	<u>RST</u>		32/fc		μs

Fig. 10. Interruption input timing





Fig. 11. Reset input timing




(7) Others

(Ta = -10 to +75°C, V_{DD} = 3.0 to 5.5V, V_{SS} = 0V)

Item	Symbol	Pins	Conditions	Min.	Max.	Unit
CFG input high and low level widths	t _{CFH} t _{CFL}	CFG		t _{FRC} × 24 + 200		ns
DFG input high and low level widths	t _{DFH} t _{DFL}	DFG		t _{FRC} × 16 + 200		ns
DPG minimum pulse width	t _{DPW}	DPG		t _{FRC} × 8 + 200		ns
DPG minimum removal time	t _{rem}	DPG		t _{FRC} × 16 + 200		ns
PBCTL input high and low level widths	t _{CTH} t _{CTL}	<u>PBCTL</u>	t _{sys} = 2000/fc	t _{FRC} × 8 + 200 + t _{sys}		ns
EXI input high and low level widths	t _{EIH} t _{EIL}	EXI0 EXI1	t _{sys} = 2000/fc	t _{FRC} × 8 + 200 + t _{sys}		ns

Note) t_{sys} indicates three values according to the contents of the clock control register (address; 00FEH)
upper 2 bits (CPU clock selection).

t_{sys} [ns] = 2000/fc (Upper 2 bits = "00"), 4000/fc (Upper 2 bits = "01"), 16000/fc (Upper 2 bits = "11")t_{FRC} = 1000/fc [ns]

Fig. 12. Other timings

Appendix

Fig. 13. Recommended oscillation circuit




Manufacturer	Model	fc (MHz)	C ₁ (pF)	C ₂ (pF)	Rd (Ω)	Circuit example		
RIVER ELETEC CO., LTD.	HC-49/U03	8.00	10	10	0	(i)		
		10.00	5	5				
		12.00						
		16.00						
KINSEKI LTD.	HC-49/U (-S)	8.00	16 (12)	16 (12)	0	(i)		
		10.00	16 (12)	16 (12)				
		12.00	12	12	0			
		16.00	12	12	0			
	P3	32.768kHz	30	18	470K	(ii)		

Product List

Optional item	Mask product	CXP872P48AQ-1 -□□□	CXP872P48AR-1 -□□□	CXP872P48AQ-2 -□□□	CXP872P48AR-2 -□□□
Package	100-pin plastic QFP/LQFP	100-pin plastic QFP	100-pin plastic LQFP	100-pin plastic QFP	100-pin plastic LQFP
ROM capacity	40K bytes /48K bytes	PROM 48K bytes	PROM 48K bytes	PROM 48K bytes	PROM 48K bytes
Reset pin pull-up resistor	Existent /non-existent	Existent	Existent	Existent	Existent
Input circuit format*	CMOS schmitt /TTL schmitt	TTL schmitt	TTL schmitt	CMOS schmitt	CMOS schmitt

* PG4/SYNC0 pin and PG5/SYNC1 pin only


Characteristics Curve



Package Outline

Unit: mm

100PIN QFP (PLASTIC)




PACKAGE STRUCTURE

SONY CODE	QFP-100P-L01
EIAJ CODE	QFP100-P-1420
JEDEC CODE	—

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	42/COPPER ALLOY
PACKAGE MASS	1.7g

100PIN QFP (PLASTIC)



PACKAGE STRUCTURE

SONY CODE	QFP-100P-L01
EIAJ CODE	QFP100-P-1420
JEDEC CODE	—


PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	42/COPPER ALLOY
PACKAGE MASS	1.7g

LEAD PLATING SPECIFICATIONS

ITEM	SPEC.
LEAD MATERIAL	42 ALLOY
SOLDER COMPOSITION	Sn-Bi Bi:1-4wt%
PLATING THICKNESS	5-18μm

Package Outline

Unit: mm




DETAIL A

PACKAGE STRUCTURE

SONY CODE	LQFP-100P-L01
EIAJ CODE	P-LQFP100-14x14-0.5
JEDEC CODE	-----

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	42 / COPPER ALLOY
PACKAGE MASS	0.7g



DETAIL A

PACKAGE STRUCTURE

SONY CODE	LQFP-100P-L01
EIAJ CODE	P-LQFP100-14x14-0.5
JEDEC CODE	-----

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	42 / COPPER ALLOY
PACKAGE MASS	0.7g

LEAD PLATING SPECIFICATIONS

ITEM	SPEC.
LEAD MATERIAL	42 ALLOY
SOLDER COMPOSITION	Sn-Bi Bi:1-4wt%
PLATING THICKNESS	5-18 μ m