

512 Megabit CMOS DDR SDRAM

DPDD32MX16WSCY5

DESCRIPTION:

The Memory Stack™ series is a family of interchangeable memory modules. The 512 Megabit Double Data Rate Synchronous DRAM module is a member of this family which utilizes the space saving LP-Stack™ TSOP stacking technology. The devices are constructed with two 16 Meg x 16 DDR SDRAMs.


This 256 Megabit based LP-Stack™ module DPDD32MX16WSCY5, has been designed to fit in the same footprint as the 16 Meg x 16 DDR SDRAM TSOP monolithic. This allows system upgrade without electrical or mechanical redesign, providing an immediate and low cost memory upgrade solution.

FEATURES:

- Configuration: 32M x 16 (2 Banks of 4 Meg x 16 bits x 4 banks)
- JEDEC Approved Footprint and Pinout
- IPC-A-610 Manufacturing Standards
- Package: 66-Pin Leaded TSOP Stack


The following features are not affected by LP-Stack and are provided as reference only. Refer to memory OEM device specification for details.


- Clock Frequency is determined by OEM memory device used.
- 2.5 Volt DQ Supply
- JEDEC Standard SSTL_2 Interface for all Inputs/Outputs
- Four Bank Operation
- Programmable Burst Type: Burst Length and Read Latency
- Refresh: Refer to memory OEM specifications
- Auto and Self Refresh



* This pin is a No Connect for some Manufacturers.

PIN NAMES	
A0-A12	Row Address: A0 - A12 Column Address: A0 - A9
BA0,BA1	Bank Select Address
A10/AP	Auto Precharge
DQ0-DQ15	Data In/Data Out
CAS	Column Address Strobe
CS0, CS1	Chip Selects
RAS	Row Address Strobe
WE	Data Write Enable
CK, CK	Differential Clock Inputs
CKE0, CKE1	Clock Enables
UDQS, LDQS	Data Strobe
UDM, LDM	Data Mask
QFC	DQ FET Switch Control
VDD	Power Supply (+2.5V)
Vss	Ground
VDDQ	DQ Power Supply (+2.5V)
VssQ	DQ Ground
VREF	Reference Voltage for inputs
N.C.	No Connect
NU	Not Used, Electrical Connect is Present





* Contact your sales representative for supplier and manufacturer codes.

NOTE:

1. AC Parameters of base memory are unchanged from device manufacturer's specifications.
2. DC Parameters may be affected by stacking. Please refer to Application Note 53A004-00 for further information.

