

VA4706

T-79-07-20

QUAD HIGH-SPEED, FAST-SETTLING OPERATIONAL AMPLIFIER

FEATURES

- Quad Version of VA706 Fast-Settling Op Amp
- Fast Settling Time: $\pm 0.1\%$ in 200ns
- High Slew Rate: 42V/ μ s
- Wide Gain Bandwidth: 25MHz
- Low Offset Voltage: 6mV
- Minimal Crosstalk: > 90 dB Separation
- Large Output Current: ± 50 mA
- Short Circuit Protection
- Available in Commercial and Military Versions

DESCRIPTION

The VA4706 offers the high-speed (42V/ μ s), fast-settling advantages of the VA706 in a quad package configuration. The high slew rate, output drive and open-loop gain (5k V/V) allows the amplifier to fit analog amplification and high-speed processing applications, capable of driving large capacitance loads at high speeds.

The VA4706 is available in either a 14-pin CERDIP or plastic package, as well as a 20-pin LCC.

ABSOLUTE MAXIMUM RATINGS

Supply Voltages	± 6 V
Differential Input Voltage	± 9 V
Common Mode Input Voltage	$ V_{CM} - 0.5$ V
Power Dissipation ($T_A = 70^\circ$ C, Note 1)	550mW
Output Short Circuit Current Duration	Indefinite
Operating Temperature Range:	
Commercial (4706 J)	0° to 70° C
Military (4706 S)	-55° to $+125^\circ$ C
Storage Temperature Range	-65° to $+150^\circ$ C
Lead Temp. Range (Soldering to 60 Sec.)	300° C

Note 1: Power derating above $T_A = 70^\circ$ C to be based on a maximum junction temperature of 150° C and the thermal resistance factors of $\theta_{JC} = 75^\circ$ C/W and $\theta_{JA} = 145^\circ$ C/W.


Note 2: Continuous short-circuit protection is allowed on one amplifier per time up to case temperatures of 85° C and ambient temperatures of 30° C.

PACKAGE TYPES AVAILABLE

- 14-Pin Plastic DIP
- 14-Pin CERDIP
- 14-Pin SOIC
- 20-Pin LCC


CONNECTION DIAGRAMS

Dual In-Line/SOIC Package




Top View

LCC Package



Top View

SIMPLIFIED SCHEMATIC (One Amplifier)



LSP FAMILY DATA SHEETS

VA4706


T-79-07-20

ELECTRICAL CHARACTERISTICS ($V_S = \pm 5V$, $T_A = 25^\circ C$ unless otherwise stated) (each amplifier)

PARAMETER	SYMBOL	CONDITIONS	VA4706J			VA4706S			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
Input Offset Voltage T_{Min} to T_{Max}	V_{OS}			8	20		6	12	mV
		$0^\circ \leq T_A \leq 70^\circ C$		11	28				
		$-55 \leq T_A \leq 125^\circ C$					9	20	
Average Offset Voltage Drift	$\Delta V_{OS} / \Delta T$	$0^\circ \leq T_A \leq 70^\circ C$		20					$\mu V / ^\circ C$
		$-55 \leq T_A \leq 125^\circ C$					15		
Input Bias Current T_{Min} to T_{Max}	I_B			650	1100		650	1100	nA
		$0^\circ \leq T_A \leq 70^\circ C$			1700				
		$-55 \leq T_A \leq 125^\circ C$						2200	
Input Offset Current	I_{OS}			35	120		35	120	nA
Input Common Mode Range	V_{CM}		+3 -4	+3.5 -4.5		+3 -4	+3.5 -4.5		V
Differential Input Resistance	R_{IND}	(Note 1)	3	10		3	10		$M\Omega$
Common Mode Input Resistance	R_{INC}	(Note 1)	4	8		4	8		$M\Omega$
Differential Input Capacitance	C_{IND}	(Note 1)		2			2		μF
Common Mode Input Capacitance	C_{INC}	(Note 1)		3			3		μF
Input Voltage Noise	e_N	BW = 10Hz to 100KHz		12			12		$\mu VRMS$
Open Loop Voltage Gain	A_V	$V_{OUT} = \pm 3V$ $R_L = 2k\Omega$	2	5		2	5		V/mV
Output Voltage Swing	V_{OUT}	$R_L = 2k\Omega$	± 3.5	+4 -4.2		± 3.5	+4 -4.2		V
		$R_L = 51\Omega$	± 2.0			± 2.5			
Power Supply Current (All Amplifiers)	I_S			30	40		30	40	mA
Common Mode Rejection Ratio	CMRR	$V_{CM} = \pm 2V$	60	70		60	70		dB
Power Supply Rejection Ratio	PSRR	$\Delta V_{PS} = \pm 0.5V$	60	66		60	66		dB
Slew Rate	SR	10-90% of Leading Edge (Figure 1)	38	42		38	42		V/ μs
Settling Time	t_S	To $\pm 0.1\%$ ($\pm 4mV$) of Final Value (Figure 1) (Note 1)		200	250		200	250	ns
Gain Bandwidth Product	GBW			25			25		MHz
Small Signal Rise/Fall Time	t_r / t_f	$e_O = \pm 50mV$ 10-90% (Figure 1)		7			7		ns
Full Power Bandwidth	BW _{FP}	$R_L = 2k\Omega$ $C_L = 50pF$ $V_{OUT} = 6Vp-p$		2.2			2.2		MHz
Amplifier to Amplifier Crosstalk		Input Referred $f = 10KHz$ Figure 2		-96			-96		dB


Notes: 1. Not tested, guaranteed by design.

Figure 1: Settling Time and Slew Rate Test Circuit



LSP FAMILY DATA SHEETS

Figure 2: Crosstalk Test Circuit




VA4706


T-79-07-20

TYPICAL PERFORMANCE CHARACTERISTICS ($V_S = \pm 5V$, $T_A = 25^\circ C$ unless otherwise stated)


Input Bias Current vs Temperature




Normalized Open Loop Gain vs Temperature




Supply Current vs Supply Voltage



Open Loop Gain vs Supply Voltage



Input Offset Current vs Temperature




LSP FAMILY DATA SHEETS


T-79-07-20

TYPICAL PERFORMANCE CHARACTERISTICS ($V_S = \pm 5V$, $T_A = 25^\circ C$ unless otherwise stated)


Maximum Output Voltage Swing vs Load Resistance




Maximum Output Voltage Swing vs Temperature




Short Circuit Output Current vs Temperature



Amplifier/Amplifier Crosstalk vs Frequency



Equivalent Input Noise vs Bandwidth




LSP FAMILY DATA SHEETS

VA4706


T-79-07-20

TYPICAL PERFORMANCE CHARACTERISTICS ($V_S = \pm 5V$, $T_A = 25^\circ C$ unless otherwise stated)


Open Loop Frequency Response




Open Loop Freq. Response, $R_L = 50\Omega$, $C_L = 50pF$




Open Loop Freq. Response, $R_L = 2K\Omega$, $C_L = 50pF$



Zero dB Phase Margin and Zero dB Freq. vs Temp.



Gain Margin and 180 Degree Freq. vs Temp.



LSP FAMILY DATA SHEETS

APPLICATION INFORMATION**AC Characteristics**

The 28MHz 0dB crossover point of the VA4706 is achieved without feed forward compensation, a technique which can produce long tails in the recovery characteristic. The single pole rolloff follows the classic 20dB/decade slope to frequencies approaching 50MHz. The phase margin of 58°, even with a capacitive load of 50pF, gives stable and predictable performance down to unity gain follower configurations.

At frequencies beyond 50MHz, the 20dB/decade slope is disturbed by an output stage zero, the damping factor of which is dependent upon the load capacitor. This results in loss of gain margin (gain at loop phase = 360°) at frequencies of 70 to 100MHz which at a gain margin of 5dB ($R_L = 2k$, $C_L = 50pF$) results in a 10dB peak in the unity gain follower closed loop characteristic (Figure 3).

Figure 3 shows a blow up of the open loop characteristics in the 10MHz to 200MHz frequency range as well as the corresponding unity gain follower characteristics at similar load conditions. It is seen that the output stage zero results in bandwidth extension beyond the 28MHz, 0dB crossover point. In fact, with the proper choice of the R_L, C_L load, the unity gain follower can be "tweaked" to give flat small signal response to 100MHz.

Figure 4 shows corresponding time domain response for a small signal step. As expected there is a strong 80MHz ring for $R_L = 2k\Omega$, $C_L = 50pF$ which disappears at $R_L = 50\Omega$, $C_L = 5pF$.

Layout Considerations

As with any high-speed wideband amplifier, certain layout considerations are necessary to ensure stable operation. All connections to the amplifier should be kept as short as possible, and the power supplies bypassed with 0.1 μ F capacitors to signal ground. It is suggested that a ground plane be considered as the best method for ensuring stability because it minimizes stray inductance and unwanted coupling in the ground signal paths.

To minimize capacitive effects, resistor values should be kept as small as possible, consistent with the application.

Figure 3: Unity Gain Follower Frequency Characteristics





Figure 4: Unity Gain Follower Step Response




LSP FAMILY DATA SHEETS

VA4706


PACKAGE DIMENSIONS

14 PIN CERAMIC DIP				
SYMBOL	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	—	0.200	—	5.08
B	0.014	0.023	0.36	0.58
C	0.008	0.015	0.20	0.38
D	—	1.060	—	26.92
E	0.220	0.310	5.59	7.87
F	0.290	0.320	7.37	8.13
G	0.030	0.070	0.76	1.78
H	0.090	0.110	2.29	2.79
J	0.015	0.060	0.38	1.52
K	0.125	0.200	3.18	5.08
L	0°	15°	0°	15°




*Note: Index area; a notch or a lead one identification mark is located adjacent to lead one.

14 PIN PLASTIC DIP				
SYMBOL	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	—	0.200	—	5.08
B	0.013	0.020	0.33	0.50
C	0.008	0.015	0.20	0.38
D	0.800	0.890	20.32	22.60
E	0.250	0.310	6.35	7.87
F	0.290	0.302	7.37	8.13
G	0.030	0.070	0.76	1.78
H	0.900	0.110	2.29	2.79
J	0.015	0.060	0.38	1.52
K	0.125	0.200	3.18	5.08
L	0°	15°	0°	15°



*Note: Index area; a notch or a lead one identification mark is located adjacent to lead one.

ORDERING INFORMATION:



ADDITIONAL PROCESSING

Blank = No Burn-in B = Burn-In (168 Hours, Tj = 150°C, or equivalent)

PACKAGE TYPE

D = Cerdip P = Plastic DIP

TEMPERATURE RANGE/PERFORMANCE

J = Commercial (0°C to 70°C)

S = Military (-55°C to +125°C)

VTC Incorporated reserves the right to make changes to its products without notice in order to improve design or performance, and assumes no responsibility for use of any circuits described or represented other than the circuitry embodied in VTC's products.

Copyright © 1986, VTC Incorporated. All Rights Reserved. Printed USA.



VTC Incorporated

2401 E. 86th Street
 Minneapolis, MN 55420
 612/851-5200
 800/352-6789
 Telex 857113

DS045-5M9861