

STATIC RAM **1M × 18** **18M BIT**

Type name	Max. Access time (ns)	Load memory	Outward dimensions W × H × D (mm)	Data sheet page
MH1M18AN-85L	85	M5M51008AFP × 16 + M5M51001J × 2	118.11 × 42.45 × 8.6	3/9
MH1M18AN-10L	100			
MH1M18AN-12L	120			
MH1M18AN-15L	150			
MH1M18AN-85H	85			
MH1M18AN-10H	100			
MH1M18AN-12H	120			
MH1M18AN-15H	150			
MH1M18ANZ-85L	85		107.95 × 43.53 × 8.6	
MH1M18ANZ-10L	100			
MH1M18ANZ-12L	120			
MH1M18ANZ-15L	150			
MH1M18ANZ-85H	85			
MH1M18ANZ-10H	100			
MH1M18ANZ-12H	120			
MH1M18ANZ-15H	150			
COMMON DATA				4/9

MH1M18AN-85L,-10L,-12L,-15L,-85H,-10H,-12H,-15H/ MH1M18ANZ-85L,-10L,-12L,-15L,-85H,-10H,-12H,-15H

18874368-BIT (1048576-WORD BY 18-BIT) CMOS STATIC RAM

DESCRIPTION

The MH1M18AN/ANZ are 18874368-bit CMOS static RAM organized as 4194304 word by 18-bit. It consists of sixteen industry standard 128K × 8 static RAMs and two industry standard 1M × 1 static RAMs and two decoders.

It is mounted a SOP package and a SOJ package on a 80-pin single in-line package and 76-pin zig-zag in-line package.

FEATURES


Type name	Access time (max)	Power supply current	
		Active (max)	Stand-by (max)
MH1M18AN-85L MH1M18ANZ-85L	85ns	508mA	1000 μ A (V α =3.0V)
MH1M18AN-10L MH1M18ANZ-10L	100ns		
MH1M18AN-12L MH1M18ANZ-12L	120ns		
MH1M18AN-15L MH1M18ANZ-15L	150ns		
MH1M18AN-85H MH1M18ANZ-85H	85ns		360 μ A (V α =3.0V)
MH1M18AN-10H MH1M18ANZ-10H	100ns		
MH1M18AN-12H MH1M18ANZ-12H	120ns		
MH1M18AN-15H MH1M18ANZ-15H	150ns		

- Single +5V power supply
- No clocks, no refresh
- Simple memory expansion by $\bar{S}$
- MH1M18AN Gold plating contact
MH1M18ANZ Solder dipping lead

APPLICATION

Small capacity memory units

Outline 80N9C (MH1M18AN)



**MITSUBISHI
ELECTRIC**

MH1M18AN MH1M18ANZ

18874368-BIT

(1048576-WORD BY 18-BIT) CMOS STATIC RAM

FUNCTION

The operation mode of the MH1M18AN/ANZ are determined by a combination of the device control inputs $\overline{S_n}$, $\overline{S_{Pn}}$, $\overline{W}$ and $\overline{OE}$. Each mode is summarized in the function table.

A write cycle is executed whenever the low level $\overline{W}$ overlaps with the low level $\overline{S_n}$, $\overline{S_{Pn}}$. The address must be set up before the write cycle and must be stable during the entire cycle. The data is latched into a cell on the trailing edge of $\overline{W}$, $\overline{S_n}$ or $\overline{S_{Pn}}$ whichever occurs first, requiring the set-up and hold time relative to these edge to be maintained. The output enable input $\overline{OE}$ directly controls the output stage. Setting the $\overline{OE}$ at a high level, the output stage is in a high-impedance state, and the data bus contention problem in the write cycle is eliminated.

A read cycle is executed by setting $\overline{W}$ at a high level and $\overline{OE}$ at a low level while $\overline{S_n}$ and $\overline{S_{Pn}}$ are in an active state.


When setting $\overline{S_n}$ at a high level or $\overline{S_{Pn}}$ at a high level, the chips are in a non-selectable mode in which both reading and writing are disabled. In this mode, the output state is in a high-impedance state, allowing OR-tie with other chips and memory expansion by $\overline{S_n}$ and $\overline{S_{Pn}}$. The power supply current is reduced as low as the stand-by current which is specified as Icc3 or Icc4, enabling battery back-up operation during power failure or power-down operation in the non-selected mode.

FUNCTION TABLE

$\overline{S_n}$, $\overline{S_{Pn}}$	$\overline{W}$	$\overline{OE}$	Mode	DQ	Icc
H	X	X	Non-selection	High-impedance	Stand-by
L	L	X	Write	Din	Active
L	H	L	Read	Dout	Active
L	H	H		High-impedance	Active

n = 0.1

BLOCK DIAGRAM



MH1M18AN MH1M18ANZ

18874368-BIT
(1048576-WORD BY 18-BIT) CMOS STATIC RAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V _{CC}	Supply voltage	With respect to GND	- 0.3~7	V
V _I	Input voltage		- 0.3*~V _{CC}	V
V _O	Output voltage		0~V _{CC}	V
P _d	Power dissipation	T _a = 25°C	3.4	W
T _{opr}	Operating temperature		0~70	°C
T _{stg}	Storage temperature		- 40~125	°C

* - 3.0V incase of AC (Pulse width ≤ 50ns)

DC ELECTRICAL CHARACTERISTICS (T_a = 0~70°C, V_{CC} = 5V ± 10%, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V _{IH}	High-level input voltage		2.2		V _{CC} +0.3	V
V _{IL}	Low-level input voltage		- 0.3*		0.8	V
V _{OH}	High-level output voltage	I _{OH} = - 1mA	2.4			V
V _{OL}	Low-level output voltage	I _{OL} = 2mA			0.4	V
I _I	Input leakage current	V _I = 0~V _{CC}			±18	μA
I _O	Output current in off-state	$\bar{S}, \bar{SP} = V_{IH}, V_{I/O} = 0 \sim V_{CC}$			±10	μA
CC1	Active supply current (AC, MOS level)	$\bar{S}, \bar{SP} \leq 0.2V$ other inputs $\leq 0.2V$ or $\geq V_{CC} - 0.2V$ Output-open (duty 100%)	Min cycle		498	mA
CC2	Active supply current (AC, TTL level)	$\bar{S}, \bar{SP} = V_{IL}$ other inputs = V _{IH} or V _{IL} Output-open (duty 100%)	Min cycle		508	mA
CC3	Stand by current	$\bar{S}, \bar{SP} \geq V_{CC} - 0.2V$ other inputs $\leq 0.2V$ or $\geq V_{CC} - 0.2V$	N/NZ-L N/NZ-H		1800 520	μA
CC4	Stand by current	$\bar{S}, \bar{SP} = V_{IH}$ other inputs $\geq V_{IH}$ or $\leq V_{IL}$			108	mA

* - 3.0V incase of AC (Pulse width ≤ 50ns)

CAPACITANCE (T_a = 0~70°C, V_{CC} = 5V ± 10%, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
C _I	Input capacitance	V _I = GND, V _I = 25mVrms, f = 1MHz			140	pF
C _O	Output capacitance	V _O = GND, V _O = 25mVrms, f = 1MHz			85	pF

Note 1. Direction for current flowing into an IC is positive (no mark).

2. Typical value is V_{CC} = 5V, T_a = 25°C.

MH1M18AN MH1M18ANZ

18874368-BIT

(1048576-WORD BY 18-BIT) CMOS STATIC RAM

AC ELECTRICAL CHARACTERISTICS (Ta = 0~70 °C, Vcc = 5 ± 10 %, unless otherwise noted)

(1) MEASUREMENT CONDITIONS

Input pulse levels VIH = 3.0V, VIL = 0V

Input rise and fall time.....5ns

Reference levels.....VOH = VOL = 1.5V

Transition is measured ± 500mV from steady state voltage.(for ten, tdis)

Output loads.....CL = 100pF (-10L,-12L,-15L,-10H,-12H,-15H)

CL = 30pF (-85L,-85H)

CL = 5pF (for ten, tdis)




Fig. 1 Output load

(2) READ CYCLE

Symbol	Parameter	Limits								Unit
		MH1M18AN/NZ -85L, -85H		MH1M18AN/NZ -10L, -10H		MH1M18AN/NZ -12L, -12H		MH1M18AN/NZ -15L, -15H		
		Min	Max	Min	Max	Min	Max	Min	Max	
tCR	Read cycle time	85		100		120		150		ns
ta(A)	Address access time		85		100		120		150	ns
ta(S)	Chip select access time		85		100		120		150	ns
ta(SP)	Chip select access time		85		100		120		150	ns
ta(OE)	Output enable access time		50		60		65		75	ns
tdis(S)	Output disable time after S high		40		45		50		55	ns
tdis(SP)	Output disable time after SP high		40		45		50		55	ns
tdis(OE)	Output disable time after OE high		40		45		50		55	ns
ten(S)	Output enable time after S low	10		10		10		10		ns
ten(SP)	Output enable time after SP low	10		10		10		10		ns
ten(OE)	Output enable time after OE low	5		5		5		5		ns
tV(A)	Data valid time after address	10		10		10		10		ns

(3) WRITE CYCLE


Symbol	Parameter	Limits								Unit
		MH1M18AN/NZ -85L, -85H		MH1M18AN/NZ -10L, -10H		MH1M18AN/NZ -12L, -12H		MH1M18AN/NZ -15L, -15H		
		Min	Max	Min	Max	Min	Max	Min	Max	
t _{CW}	Write cycle time	85		100		120		150		ns
t _{w(W)}	Write pulse width	55		65		75		85		ns
t _{su(A)}	Address set up time	0		0		0		0		ns
t _{su(A-WH)}	Address set up time with respect to W high	65		75		85		100		ns
t _{su(S)}	Chip select set up time	80		90		100		115		ns
t _{su(SP)}	Chip select set up time	80		90		100		115		ns
t _{su(D)}	Data set up time	30		35		40		45		ns
t _{h(D)}	Data hold time	0		0		0		0		ns
t _{rec(W)}	Write recovery time	0		0		0		0		ns
t _{dis(W)}	Output disable time from W low		25		30		35		40	ns
t _{dis(OE)}	Output disable time from OE high		25		30		35		40	ns
t _{en(W)}	Output enable time from W high	5		5		5		5		ns
t _{en(OE)}	Output enable time from OE low	5		5		5		5		ns

MH1M18AN
MH1M18ANZ


18874368-BIT
(1048576-WORD BY 18-BIT) CMOS STATIC RAM

(4) TIMING DIAGRAMS

Read cycle




Write cycle ($\bar{W}$ control mode)



MH1M18AN MH1M18ANZ

18874368-BIT
(1048576-WORD BY 13-BIT) CMOS STATIC RAM

Write cycle ($\bar{S}$, $\bar{SP}$ control mode)



Note 3. Hatching indicates the state is don't care.

Note 4. Writing is executed in overlap of $\bar{S}$, $\bar{SP}$ and $\bar{W}$ low.

Note 5. If $\bar{W}$ goes low simultaneously with or prior to $\bar{S}$, $\bar{SP}$ the output remains in the high-impedance state.

Note 6. Don't apply inverted phase signal externally when DQ pin is in output mode.

POWER DOWN CHARACTERISTICS

ELECTRICAL CHARACTERISTICS ($T_a = 0 \sim 70^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$V_{CC(PD)}$	Power down supply voltage		2			V
$V_{I(\bar{S}, \bar{SP})}$	Chip select input $\bar{S}$, $\bar{SP}$	$2.2V \leq V_{CC(PD)}$	2.2			V
		$2V \leq V_{CC(PD)} \leq 2.2V$		$V_{CC(PD)}$		V
$I_{CC(PD)}$	Power down supply current	$V_{CC}=3V$, $A_{17} \sim A_{19}=V_{CC}$ or $0V$, $\bar{S}$, $\bar{SP} \geq V_{CC}-0.2V$, other inputs $\leq 0.2V$ or $\geq V_{CC}-0.2V$	N/NZ-L		1000	μA
			N/NZ-H		360 (Note 7)	

Note 7. $I_{CC(PD)} = 36(\mu A)$ in case of $T_a = 25^\circ\text{C}$

* When $\bar{S}$ is at $2.2V(V_{IH} \text{ min})$ and supply voltage is at any level between $4.5V$ and $2.4V$, supply current is defined as I_{CC4} .

TIMING REQUIREMENTS ($T_a = 0 \sim 70^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{su(PD)}$	Power down setup time		0			ns
$t_{rec(PD)}$	Power down recovery time		5			ms

POWER DOWN CHARACTERISTICS

