

**STATIC RAM 1M × 18 18M BIT**

Type name	Max. Access time (ns)	Load memory	Outward dimensions W × H × D (mm)	Data sheet page
<b>MH1M18AN-85L</b>	85	M5M51008AFP × 16 + M5M51001J × 2	118.11 × 42.45 × 8.6  107.95 × 43.53 × 8.6	3/9
<b>MH1M18AN-10L</b>	100			
<b>MH1M18AN-12L</b>	120			
<b>MH1M18AN-15L</b>	150			
<b>MH1M18AN-85H</b>	85			
<b>MH1M18AN-10H</b>	100			
<b>MH1M18AN-12H</b>	120			
<b>MH1M18AN-15H</b>	150			
<b>MH1M18ANZ-85L</b>	85			
<b>MH1M18ANZ-10L</b>	100			
<b>MH1M18ANZ-12L</b>	120			
<b>MH1M18ANZ-15L</b>	150			
<b>MH1M18ANZ-85H</b>	85			
<b>MH1M18ANZ-10H</b>	100			
<b>MH1M18ANZ-12H</b>	120			
<b>MH1M18ANZ-15H</b>	150			
<b>COMMON DATA</b>				4/9

# MH1M18AN-85L,-10L,-12L,-15L,-85H,-10H,-12H,-15H/ MH1M18ANZ-85L,-10L,-12L,-15L,-85H,-10H,-12H,-15H

18874368-BIT (1048576-WORD BY 18-BIT) CMOS STATIC RAM

**DESCRIPTION**

The MH1M18AN/ANZ are 18874368-bit CMOS static RAM organized as 4194304 word by 18-bit. It consists of sixteen industry standard 128K × 8 static RAMs and two industry standard 1M × 1 static RAMs and two decoders.

It is mounted a SOP package and a SOJ package on a 80-pin single in-line package and 76-pin zig-zag in-line package.

**FEATURES**

Type name	Access time (max)	Power supply current	
		Active (max)	Stand-by (max)
MH1M18AN-85L	85ns		
MH1M18ANZ-85L			
MH1M18AN-10L	100ns		
MH1M18ANZ-10L			
MH1M18AN-12L	120ns		
MH1M18ANZ-12L			
MH1M18AN-15L	150ns		
MH1M18ANZ-15L			
MH1M18AN-85H	85ns		
MH1M18ANZ-85H			
MH1M18AN-10H	100ns		
MH1M18ANZ-10H			
MH1M18AN-12H	120ns		
MH1M18ANZ-12H			
MH1M18AN-15H	150ns		
MH1M18ANZ-15H			

- Single + 5V power supply
- No clocks, no refresh
- Simple memory expansion by  $S_0$
- MH1M18AN ..... Gold plating contact
- MH1M18ANZ ..... Solder dipping lead

**APPLICATION**

Small capacity memory units


# MH1M18AN

# MH1M18ANZ


18874368-BIT

(1048576-WORD BY 18-BIT) CMOS STATIC RAM

## PIN CONFIGURATION (TOP VIEW) (Both side)



Outline 80N9C (MH1M18AN)



Outline 76N5 (MH1M18ANZ)

NC : NO CONNECTION

# MH1M18AN

# MH1M18ANZ

18874368-BIT  
(1048576-WORD BY 18-BIT) CMOS STATIC RAM

## FUNCTION

The operation mode of the MH1M18AN/ANZ are determined by a combination of the device control inputs  $\overline{S_n}$ ,  $\overline{SP_n}$ ,  $\overline{W}$  and  $\overline{OE}$ . Each mode is summarized in the function table.

A write cycle is executed whenever the low level  $\overline{W}$  overlaps with the low level  $\overline{S_n}$ ,  $\overline{SP_n}$ . The address must be set up before the write cycle and must be stable during the entire cycle. The data is latched into a cell on the trailing edge of  $\overline{W}$ ,  $\overline{S_n}$  or  $\overline{SP_n}$  whichever occurs first, requiring the set-up and hold time relative to these edge to be maintained. The output enable input  $\overline{OE}$  directly controls the output stage. Setting the  $\overline{OE}$  at a high level, the output stage is in a high-impedance state, and the data bus contention problem in the write cycle is eliminated.

A read cycle is executed by setting  $\overline{W}$  at a high level and  $\overline{OE}$  at a low level while  $\overline{S_n}$  and  $\overline{SP_n}$  are in an active state.


When setting  $\overline{S_n}$  at a high level or  $\overline{SP_n}$  at a high level, the chips are in a non-selectable mode in which both reading and writing are disabled. In this mode, the output state is in a high-impedance state, allowing OR-tie with other chips and memory expansion by  $\overline{S_n}$  and  $\overline{SP_n}$ . The power supply current is reduced as low as the stand-by current which is specified as  $I_{CC3}$  or  $I_{CC4}$ , enabling battery back-up operation during power failure or power-down operation in the non-selected mode.

## FUNCTION TABLE

$S_n, SP_n$	$W$	$OE$	Mode	DQ	$I_{CC}$
H	X	X	Non-selection	High-impedance	Stand-by
L	L	X	Write	DIN	Active
L	H	L	Read	DOUT	Active
L	H	H		High-impedance	Active

$n = 0.1$

## BLOCK DIAGRAM



**MH1M18AN**  
**MH1M18ANZ**

18874368-BIT

(1048576-WORD BY 18-BIT) CMOS STATIC RAM

**ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage	With respect to GND	- 0.3~7	V
V <sub>I</sub>	Input voltage		- 0.3*~V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage		0~V <sub>CC</sub>	V
P <sub>D</sub>	Power dissipation	T <sub>A</sub> = 25°C	3.4	W
T <sub>OPR</sub>	Operating temperature		0~70	°C
T <sub>STG</sub>	Storage temperature		- 40~125	°C

\* - 3.0V incase of AC (Pulse width ≤ 50ns)

**DC ELECTRICAL CHARACTERISTICS** (T<sub>A</sub> = 0~70°C, V<sub>CC</sub> = 5V ± 10%, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V <sub>IH</sub>	High-level input voltage		2.2		V <sub>CC</sub> +0.3	V
V <sub>IL</sub>	Low-level input voltage		- 0.3*		0.8	V
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = - 1mA	2.4			V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 2mA			0.4	V
I <sub>I</sub>	Input leakage current	V <sub>I</sub> = 0~V <sub>CC</sub>			±18	μA
I <sub>O</sub>	Output current in off-state	S, SP = V <sub>IH</sub> , V <sub>I/O</sub> = 0~V <sub>CC</sub>			±10	μA
I <sub>CC1</sub>	Active supply current (AC, MOS level)	S, SP ≤ 0.2V other inputs ≤ 0.2V or ≥ V <sub>CC</sub> - 0.2V Output-open (duty 100%)	Min cycle		498	mA
I <sub>CC2</sub>	Active supply current (AC, TTL level)	S, SP = V <sub>IL</sub> other inputs = V <sub>IH</sub> or V <sub>IL</sub> Output-open (duty 100%)	Min cycle		508	mA
I <sub>CC3</sub>	Stand by current	S, SP ≥ V <sub>CC</sub> -0.2V other inputs ≤ 0.2V or ≥ V <sub>CC</sub> -0.2V	N/NZ-L N/NZ-H	36	1800 520	μA
I <sub>CC4</sub>	Stand by current	S, SP = V <sub>IH</sub> other inputs ≥ V <sub>IH</sub> or ≤ V <sub>IL</sub>			108	mA

\* - 3.0V incase of AC (Pulse width ≤ 50ns)

**CAPACITANCE** (T<sub>A</sub> = 0~70°C, V<sub>CC</sub> = 5V ± 10%, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
C <sub>I</sub>	Input capacitance	V <sub>I</sub> = GND, V <sub>I</sub> = 25mVrms, f = 1MHz			140	PF
C <sub>O</sub>	Output capacitance	V <sub>O</sub> = GND, V <sub>O</sub> = 25mVrms, f = 1MHz			85	PF

Note 1. Direction for current flowing into an IC is positive (no mark).

2. Typical value is V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.

# MH1M18AN

# MH1M18ANZ

18874368-BIT

(1048576-WORD BY 18-BIT) CMOS STATIC RAM

**AC ELECTRICAL CHARACTERISTICS** ( $T_a = 0 \sim 70^\circ\text{C}$ ,  $V_{CC} = 5 \pm 10\%$ , unless otherwise noted)**(1) MEASUREMENT CONDITIONS**Input pulse levels .....  $V_{IH} = 3.0\text{V}$ ,  $V_{IL} = 0\text{V}$ 

Input rise and fall time ..... 5ns


Reference levels .....  $V_{OH} = V_{OL} = 1.5\text{V}$ Transition is measured  $\pm 500\text{mV}$  from steady state voltage.(for  $t_{EN}$ ,  $t_{DIS}$ )Output loads .....  $C_L = 100\text{pF}$  (-10L, -12L, -15L, -10H, -12H, -15H) $C_L = 30\text{pF}$  (-85L, -85H) $C_L = 5\text{pF}$  (for  $t_{EN}$ ,  $t_{DIS}$ )

Fig. 1 Output load

**(2) READ CYCLE**

Symbol	Parameter	Limits								Unit	
		MH1M18AN/NZ -85L, -85H		MH1M18AN/NZ -10L, -10H		MH1M18AN/NZ -12L, -12H		MH1M18AN/NZ -15L, -15H			
		Min	Max	Min	Max	Min	Max	Min	Max		
$t_{CR}$	Read cycle time	85		100		120		150		ns	
$t_{A(A)}$	Address access time		85		100		120		150	ns	
$t_{A(S)}$	Chip select access time		85		100		120		150	ns	
$t_{A(SP)}$	Chip select access time		85		100		120		150	ns	
$t_{OE}$	Output enable access time		50		60		65		75	ns	
$t_{DIS(S)}$	Output disable time after $S$ high		40		45		50		55	ns	
$t_{DIS(SP)}$	Output disable time after $SP$ high		40		45		50		55	ns	
$t_{DIS(OE)}$	Output disable time after $OE$ high		40		45		50		55	ns	
$t_{EN(S)}$	Output enable time after $S$ low	10		10		10		10		ns	
$t_{EN(SP)}$	Output enable time after $SP$ low	10		10		10		10		ns	
$t_{EN(OE)}$	Output enable time after $OE$ low	5		5		5		5		ns	
$t_{V(A)}$	Data valid time after address	10		10		10		10		ns	

**(3) WRITE CYCLE**

Symbol	Parameter	Limits								Unit	
		MH1M18AN/NZ -85L, -85H		MH1M18AN/NZ -10L, -10H		MH1M18AN/NZ -12L, -12H		MH1M18AN/NZ -15L, -15H			
		Min	Max	Min	Max	Min	Max	Min	Max		
$t_{CW}$	Write cycle time	85		100		120		150		ns	
$t_{W(W)}$	Write pulse width	55		65		75		85		ns	
$t_{SU(A)}$	Address set up time	0		0		0		0		ns	
$t_{SU(A-WH)}$	Address set up time with respect to $W$ high	65		75		85		100		ns	
$t_{SU(S)}$	Chip select set up time	80		90		100		115		ns	
$t_{SU(SP)}$	Chip select set up time	80		90		100		115		ns	
$t_{SU(D)}$	Data set up time	30		35		40		45		ns	
$t_{HD(D)}$	Data hold time	0		0		0		0		ns	
$t_{REC(W)}$	Write recovery time	0		0		0		0		ns	
$t_{DIS(W)}$	Output disable time from $W$ low		25		30		35		40	ns	
$t_{DIS(OE)}$	Output disable time from $OE$ high		25		30		35		40	ns	
$t_{EN(W)}$	Output enable time from $W$ high	5		5		5		5		ns	
$t_{EN(OE)}$	Output enable time from $OE$ low	5		5		5		5		ns	



# MH1M18AN

# MH1M18ANZ

18874368-BIT  
(1048576-WORD BY 18-BIT) CMOS STATIC RAM

## (4) TIMING DIAGRAMS

## Read cycle


Write cycle ( $\bar{W}$  control mode)

# MH1M18AN

# MH1M18ANZ

18874368-B1

(1048576 WORD BY 18-BIT) CMOS STATIC RAM

**Write cycle ( $\overline{S}$ ,  $\overline{SP}$  control mode)**

Note 3. Hatching indicates the state is don't care.

4. Writing is executed in overlap of  $\overline{S}$ ,  $\overline{SP}$  and  $\overline{W}$  low.5. If  $\overline{W}$  goes low simultaneously with or prior to  $\overline{S}$ ,  $\overline{SP}$  the output remains in the high-impedance state.6. Don't apply inverted phase signal externally when  $DQ$  pin is in output mode.**POWER DOWN CHARACTERISTICS****ELECTRICAL CHARACTERISTICS** ( $T_a = 0 \sim 70^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$V_{CC(PD)}$	Power down supply voltage		2			V
$V_{IH(S,SP)}$	Chip select input $\overline{S}$ , $\overline{SP}$	$2.2V \leq V_{CC(PD)}$	2.2			V
		$2V \leq V_{CC(PD)} \leq 2.2V$		$V_{CC(PD)}$		V
$I_{CC(PD)}$	Power down supply current	$V_{CC}=3V$ , $A_{17} \sim A_{19}=V_{CC}$ or $0V$ , $\overline{S}$ , $\overline{SP} \geq V_{CC}-0.2V$ , other inputs $\leq 0.2V$ or $\geq V_{CC}-0.2V$	N/NZ-L		1000	$\mu\text{A}$
			N/NZ-H		360 (Note 7)	

Note 7.  $I_{CC(PD)} = 36(\mu\text{A})$  in case of  $T_a = 25^\circ\text{C}$ \* When  $\overline{S}$  is at  $2.2V(V_{IH \text{ min}})$  and supply voltage is at any level between  $4.5V$  and  $2.4V$ , supply current is defined as  $I_{CC4}$ .**TIMING REQUIREMENTS** ( $T_a = 0 \sim 70^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{SU}(PD)$	Power down setup time		0			ns
$t_{REC}(PD)$	Power down recovery time		5			ms

**POWER DOWN CHARACTERISTICS**