DENSE-PAC

8 Megabit FLASH EEPROM

PIN-OUT DIAGRAM

DPZ256S32IW


DESCRIPTION:

The DPZ256S32IW is a 256K x 32 high-speed CMOS FLASH EEPROM module comprised of eight 128K x 8 monolithic CMOS FLASH EEPROM's, an advanced high-speed CMOS decoder, and decoupling capacitors surface mounted on an FR-4 SIMM substrate.

The DPZ256S32IW is ideal for use in systems that require periodic code updates, or for use as a high speed nonvolatile storage medium.


FEATURES:

- Organizations Available: 256K x 32, 512K x 16, 1Meg x 8
- Access Times: 120, 150, 170, 200, 250ns
- · Fully Static Operation No clock or refresh required
- Programming Voltage 12.0 V±5%
- 10,000 Erase/Program Cycles Minimum
- Command Register Architecture for Microprocessor Compatible Write Interface
- · Three-State Outputs
- Common Data Inputs and Outputs
 TTL-compatible Inputs and Outputs



PIN NAMES					
A0 - A17	Address Inputs				
I/O0 - I/O31	Data In/Out				
CEO - CE3 Chip Enables					
WE	Write Enable				
ŌĒ	Output Enable				
V _{DD}	Power (+5V)				
Vss	Ground				
V _{PP}	Programming Voltage				
N.C.	No Connect				

TOP	VIEW
INDEX —	1 VSS 1 2 WE 1 3 VPP 1 4 I/00 1 5 I/08 1 6 I/01 1 7 I/09 1 8 I/02 1 9 I/010 1 10 I/03 1 11 I/011 1 12 VDD 1 13 A0 1 11 A7 1 15 A1 1 16 A8 1 17 A2 1 18 A9 1 19 I/012 1 20 I/04 1 21 I/013 1 22 I/05 1 23 I/014 1 21 I/015 1 25 I/015 1 26 I/07 1 27 VSS 1 28 I/07 1 27 VSS 1 28 I/07 1 29 A15 1 30 A14 1 CEE0
	33 CE3 34 CE2 35 A17 36 A16 37 OE 38 VSS 39 I/O24 40 I/O16 41 I/O25 42 I/O17 43 I/O26 44 I/O18 45 I/O27 46 I/O19 47 A3 48 A10 49 A4 50 A11 51 A5 51 A5 52 A12 53 VDD 54 A13 55 A6 56 I/O20 57 I/O28 57 I/O28 58 I/O21 59 I/O29 60 I/O29 60 I/O29 61 I/O30 56 I/O29 61 I/O30 62 I/O23 63 I/O31



COMMAND DEFINITION TABLE										
	Bus	F	irst Bus Cycle	e	Se	cond Bus Cyc	ele			
Command	Cycles Req'd	Operation	Address	Data ¹	Operation	Address	Data ¹			
Read Memory	1	Write	Х	00H	-	-	-			
Setup Erase / Erase	2	Write	Х	20H	Write	X	20H			
Erase Verify	2	Write	EA	AOH	Read	Х	EVD			
Setup Program / Program	2	Write	Х	40H	Write	PA	PD			
Program Verify	2	Write	Х	C0H	Read	X	PVD			
Reset	2	Write	Х	FFH	Write	X	FFH			
Read Product I.D. Codes	3	Write	Х	90H	Read	lÁ	ID			

EA = Address to Verify

EVD = Data Read from Location EA
IA = Address: 0000H for manufacturing code, 0001H for device code
ID = ID data read from IA during product ID operation

PA = Address to Program

PD = Data to be Programmed at Location PA PVA = Data to be Read from Location PA at Program Verify

	TRUTH TABLE											
Mode	Description	CEn	WE	ŌĒ	A0	A9	Vpp	I/O Pins	Supply Current			
	Not Selected	Н	Х	Х	Х	Х	V _{PPLO}	High-Z	Standby			
	Output Disable	L	Н	Н	X	Х	VPPLO	High-Z	Active			
READ ONLY	Read	L	Н	L	A0	A9	V _{PPLO}	Dout	Active			
5.12	I.D. (Mfr.)	L	Н	L	L	V _{ID}	VPPLO	Dout=89H	Active			
	I.D. (Device)	L	Н	L	Н	V _{ID}	V _{PPLO}	D _{OUT} =B4H	Active			
	Not Selected	Н	X	χ	X	Х	VPPHI	High-Z	Standby			
COMMAND	Output Disable	L	Н	Н	Х	Х	V_{PPHI}	High-Z	Active			
PROGRAM	Read	L	Н	L	A0	A9	V _{PPHI}	D _{OUT}	Active			
	Write	L	L	Н	A0	A9	VPPHI	D _{IN}	Active			

L = LOW, H = HIGH, X = Don't Care

DEVICE OPERATION:

The FLASH devices are electrically erasable and programmable memories that function similarly to an EPROM device, but can be erased without being removed from the system and exposed to ultraviolet light. Each 128K x 8 device can be erased individually eliminating the need to re-program the entire module when partial code changes are required.

READ:

With V_{PP} = 0V to V_{DD} (V_{PPLO}), the devices are read-only memories and can be read like a standard EPROM. By selecting the device to be read (see *Truth Table and Functional Block Diagram*), the data programmed into the device will appear on the appropriate I/O pins.

When $V_{PP} = \pm 12.0 \text{V} \pm 0.6 \text{V}$ (V_{PPHI}), reads can be accomplished in the same manner as described above but must be preceded by writing 00H^{-1} to the command register prior to reading the device. When V_{PP} is raised to V_{PPHI} the contents of the command register default to 00H^{-1} and remain that way until the command register is altered.

STANDBY:

When the appropriate CE's are raised to a logic-high level, the standby operation disables the FLASH devices reducing the power consumption substantially. The outputs are placed in a high-impedance state, independent of the OE input. If the module is deselected during programming or erase, the device upon which the operation was being performed will continue to draw active current until the operation is completed.

PROGRAM:

The programming and erasing functions are accessed via the command register when high voltage is applied to V_{PP}. The contents of the command register control the functions of the memory device (see Command Definition Table).

The command register is not an addressable memory location. The register stores the address, data, and command information required to execute the command. When $V_{PP} = V_{PPLO}$ the command register is reset to $00H^{1}$ returning the device to the read-only mode.

The command register is written by enabling the device upon which that the operation is to be performed (see Functional Block Diagram). While the device is enabled bring WE to a logic-low (V_{II}). The address is latched on the falling edge of WE and data is latched on the rising edge of WE. Programming is initiated by writing 40H (program setup command) to the command register. On the next falling edge of WE the address to be programmed will be latched, followed by the data being latched on the rising edge of WE (see AC Operating and Characteristics Table).

PROGRAM VERIFY:

The FLASH devices are programmed one location at a time. Each location may be programmed sequentially or at random. Following each programming operation, the data written must be verified.

To initiate the program-verify mode, COH¹ must be written to the command register of the device just programmed. The programming operation is terminated on the rising edge of WE. The program-verify command is then written to the command register.

After the program-verify command is written to the command register, the memory device applies an internally generated

margin voltage to the location just written. After waiting 6µs the data written can be verified by doing a read. If true data is read from the device, the location write was successful and the next location may be programmed.

If the device fails to verify, the program/verify operation is repeated up to $25\ \mathrm{times}.$

ERASE:

The erase function is a command-only operation and can only be executed while $V_{PP} = V_{PPHI}$.

To setup the chip-erase, 20H¹ must be written to the command register. The chip-erase is then executed by once again writing 20H¹ to the command register (see AC Operating and Characteristics Table).

To ensure a reliable erasure, all bits in the device to be erased should be programmed to their charged state (data = 00H) prior to starting the erase operation. With the algorithm provided, this operation should typically take 2 seconds.

HIGH PERFORMANCE PARALLEL ERASURE:

Dense-Pac recommends that all users implement the following Intel High Performance Parallel Erase algorithm in order to avoid the possibility of over erasing these parts.

In applications containing more than one FLASH memory, you can erase each device serially or you can reduce total erase time by implementing a parallel erase algorithm. You may save time by erasing all devices at the same time. However, since FLASH memories may erase at different rates, you must verify each device separately. This can be done in a word-wise fashion with the Command Register Reset Command and a special masking algorithm.

Take for example the case of two-device (parallel) erasure. The CPU first writes the data word erase command 2020H twice in succession. This starts erasure. After 10ms, the CPU writes the data word verify command A0A0H to stop erasure and setup erase verification. If both one or both bytes are not erased at the given address, the CPU implements the erase sequence again without incrementing the address.

Suppose at the given address only the low byte verifies FFH data? Could the whole chip be erased? The answer is yes. Rather than check the rest of the low byte addresses independently of the high byte, simply use the reset command to mask the low byte from erasure and erase verification on the next erase loop. In this example the erase command would be 20FFH and the verify command would be A0FFH. Once the high byte verifies at the address, the CPU modifies the command back to the default 2020H and A0A0H, increments to the next address, and then writes the verify command.

See Figure 4 for a conceptual view of the parallel erase flow chart and Figure 4 for the detailed version. These flow charts are for the 16-bit systems and can be expanded for 32-bit designs.

ERASE VERIFY:

The erase operation erases all locations in the device selected in parallel. Upon completion of the erase operation, each location must be verified. This operation is initiated by writing AOH¹ to the command register. The address to be verified must be supplied in order to be latched on the falling edge of WE.

The memory device internally generates a margin voltage and applies it to the addressed location. If FFH is read from the

device, it indicates the location is erased. The erase/verify command is issued prior to each location verification to latch the address of the location to be verified. This continues until FFH is not read from the device or the last address for the device being erased is read.

If FFH is not read from the location being verified, an additional erase operation is performed. Verification then resumes from the last location verified. Once all locations in the device being erased are verified, the erase operation is complete. The verify operation should now be terminated by writing a valid command such as program set-up to the command register.

PRODUCT I.D. OPERATION:

4

The product I.D. operation outputs the manufacturer code (89H) and the device code (84H). This allows programming equipment to match the device with the proper erase and programming algorithms.

With CE and OE at a logic low level, raising A9 to V_{ID} (see DC Operating Characteristics) will initiate the operation. The manufacturer's code can then be read from address location 0000H and the device code can be read from address location 0001H.

The I.D. codes can also be accessed via the command register. Following a write of 90H to the command register,

RE	RECOMMENDED OPERATING RANGE 2								
Symbol Characteristic		Min.	Тур.	Max.	Unit				
VDD	Supply Voltage	4.5	5.0	5.5	V				
Vpp	Programming Voltage	11.4	12.0	12.6	V				
VIL	Input LOW Voltage	-0.5 ³		0.8	V				
VIH	Input HIGH Voltage	2.0		V _{DD} +0.5	ν				
T _A Operating Temperature		0	+25	+ 70	°C				
ViD	A9 i.D. Input/Output	11.5		13.0	V				

a read from address location 0000H outputs the manufacturer's code (89H). A read from address location 0001H outputs the device code (B4H). To terminate the operation, it is necessary to write another valid command into the register.

POWER UP/DOWN PROTECTION:

The FLASH devices are designed to protect against accidental erasure or programming during power transitions. It makes no difference as to which power supply, Vpp or V_{DD}, powers up first. Power supply sequencing is not required. Internal circuitry ensures that the command register is reset to the read mode upon power up.

POWER SUPPLY DECOUPLING:

VPP traces should use trace widths and layout considerations comparable to that of the V_{DD} power bus. The V_{PP} supply traces should also be decoupled to help decrease voltage spikes.

While the memory module has high-frequency, low-inductance decoupling capacitors mounted on the substrate connected to V_{DD} and V_{SS} , it is recommended that a $4.7\mu F$ to $10\mu F$ electrolytic capacitor be placed near the memory module connected across V_{DD} and V_{SS} for bulk storage. Decoupling capacitors should also be placed near the module, connected across V_{PD} and V_{SS}

	ABSOLUTE MAXIMUM RATINGS 7								
Symbol	Parameter	Value	Unit						
T _{STC}	Storage Temperature	-65 to +150	°C						
TBIAS	Temperature Under Bias	0 to +70	°C						
Vid	Voltage on A9 ²	-0.5 to +14.0 ^{4, 5}	V						
Іоит	Output Short Circuit Current	100 ⁶	mA						
V _{VO}	Input/Output Voltage 2	-0.5 to +7.0 ³	V						
Vpp	V _{PP} Supply Voltage ² During Erase/Program	-0.5 to +14.0 ⁴	V						
V_{DD}	Supply Voltage ²	-0.6 to +7.0 4	V						

	DC OPERATING C	HARACTERISTICS: Over operation	ng ranges		
Symbol	Characteristics	Test Conditions	Lir	Unit	
Symbol	Characteristics	rest conditions	Min.	Max.	Ome
I _{IN}	Input Leakage Current	$V_{IN} = 0V \text{ to } V_{DD}$	-8	+8	μА
Іоит	Output Leakage Current	$V_{VO} = 0V \text{ to } V_{DD},$ $\overline{CE} \text{ or } \overline{OE} = V_{IH}, \text{ or } \overline{WE} = V_{IL}$	-20	+20	μА
lcc1	Operating Supply Current			125	mA
l _{CC2}	V _{DD} Programming Current	Programming in Progress		125	mA
Іссз	V _{DD} Erase Current	Erasure in Progress		125	mA
I _{SB1}	Standby Current (TTL)	CE = V _{IH}		8	mA
I _{SB2}	Full Standby Supply Current (CMOS)	$\overline{CE} = V_{DD}$ -0.2V		0.8	mA
Ipps	V _{PP} Leakage Current	Vpp = Vpplo		80	μA
I _{PP1}	V _{PP} Read Current	Vpp = VppHI		1.6	mA
Ipp2	V _{PP} Programming Current	V _{PP} = V _{PPHI} , Programming in Progress		120	mA
lpp3	V _{PP} Erase Current	V _{PP} = V _{PPHI} , Erasure in Progress		120	mA
lıb	A9 I.D. Current	$A9 = V_{ID}, \overline{CE} = \overline{OE} = V_{IL}, \overline{WE} = V_{IH}$		2.0	mA

30A115-00

DPZ256S32IW


Dense-Pac Microsystems, Inc.

CAPACITANCE ⁷ : $T_A = 25$ °C, $F = 1.0$ MHz							
Symbol	Parameter	Max.	Unit	Condition			
CADR	Address Input	50					
CCE	Chip Enable	15					
Cwe	Write Enable	50	рF	$V_{IN}^3 = 0V$			
COE	Output Enable	50					
Ci/o	Data Input/Output	50					

DC OUTPUT CHARACTERISTICS									
Symbol Parameter		Condition	Min.	Max.	Unit				
Voн	HIGH Voltage	Іон = −400µА	2.4		V				
Vol	LOW Voltage	I _{IL} =2.1mA		0.45	ν				


OUTPUT LOAD						
Load	oad C _L Parameters Measured					
1	100 pF	except t _{DF} , t _{LZ} and t _{OLZ}				
2	30pF	t_{DF_r} t_{LZ} and t_{OLZ}				


AC TEST CONDITIONS					
Input Pulse Levels	0V to 3.0V				
Input Pulse Rise and Fall Times	5ns				
Input and Output Timing Reference Levels	1.5V				
Output Timing Reference Levels During Verify	0.8V and +2.4V				




	AC OPERATING CONDITIONS AND CHARACTERISTICS - READ CYCLE: Over operating ranges												
No.	Symbol	Parameter	120ns		150ns		170ns		200ns		250ns		Unit
140.	NO. Syllinoi	i di dilecci	Min.	Max.	Oiiit								
1	t _{RC}	Read Cycle Time	120		150		170		200		250		ns
2	t _{CE}	Chip Enable Access Time		120		150		170		200		250	ns
3	t _{ACC}	Address Access Time		120		150		170		200		250	ns
4	toE	Output Enable Access Time		50		55		60		60		65	ns
5	t _{LZ}	Chip Enable to Output in LOW-Z 7,8	0		0		0		0		Ö		ns
6	tolz	Output Enable to Output in LOW-Z 7,8	0		0		0		0		0		ns
7	t _{DF}	Output Disable to Output in HIGH-Z 7,8		30		35		40		45		60	ns
8	toH	Output Hold from Address, $\overline{\text{CE}}$ or $\overline{\text{OE}}$ Change (whichever occurs first)	0		0		0		0		0		ns

AC OPERATING CONDITIONS AND CHARACTERISTICS - WRITE CYCLE: Over operating ranges													
No.	Symbol	Parameter	120ns		150ns		170ns		200ns		250ns		Unit
			Min.	Max.	Oiiit								
9	t _{WC}	Write Cycle Time	120		150		170		200		250		ns
10	tas	Address Setup Time	0		0		0		0		0		ns
11	t _{AH}	Address Hold Time	60		60		60		60		60		ns
12	tos	Data Setup Time	50		50		50		50		50		ns
13	ton	Data Hold Time	10		10		10		10		10		ns
14	t _{WR}	Write Recovery Time before Read	6		6		6		6		6		μs
15	tar	Read Recover Time before Write	0		0		0		0		0		ns
16	tcs	Chip Enable Setup Time before Write	20		20		20		20		20		ns
17	[†] CH	Chip Enable Hold Time	0		0		0		0		Q		ns
18	twe	Write Pulse Width ⁹	80		80		80		80		80		ns
19	twen	Write Pulse Width HIGH ⁹	20		20		20		20		20		ns
20	t _{DP}	Duration of Programming Operation	10		10		10		10		10		μ5
21	t _{DE}	Duration of Erase Operation	9.5	10.5	9.5	10.5	9.5	10.5	9.5	10.5	9.5	10.5	ms
22	t _{VPEL}	V _{PP} Setup Time to Chip Enable LOW ⁴	100		100		100		100		100		ns










NOTES:

- Each 128K x 8 FLASH memory device is selected with a combination of the appropriate Chip Enable(s) and A17. With A17 low, M0, M2, M4, and M6 can be selected with the corresponding Chip Enable (see Block Diagram), and A17 high, M1, M3, M5, and M7 can be selected. CE0 selects the devices connected I/O0-I/O7, CE1 selects the devices connected I/O8-I/O15, CE2 selects the devices connected I/O24-I/O31.
 - When writing commands to the command register (see Command Definition Table), the command should be written to each device selected. If the command to be written is 40H like that for Setup Program/Program, 40404040H would be written to the module followed by the 32 bit data.
 - If an operation is to be performed on one device while other devices are also enabled, the reset command (00H) should be written to the devices that no operation is to occur.
- All voltages are with respect to Vss.
- -2.0V min. for pulse width less than 20ns (V_{IL} min. = -0.5V at DC level).

- Maximum DC voltage on V_{PP} or A9 may over shoot to +14.0V for periods less than 20ns.
- Output shorted for no more than 1 second. No more than one output shorted at a time.
- 6. Stresses greater than those under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 7. This parameter is guaranteed and not 100% tested.
- Transition is measured at the point of ±500mV from steady state voltage.
- Chip Enable Controlled Writes: Write operations are driven by the valid combination of Chip Enable and Write Enable. In systems where Chip Enable defines the write pulse width (within a longer Write Enable timing waveform) all Set-up, Hold, and inactive Write













FIGURE 6: DEVICE ERASE VERIFY AND MASK SUBROUTINE

NOTES:

- [1] This subroutine masks the High byte or Low Byte of the Erase and Verify commands from executing during the next operation.
- [2] Mask the High byte with 00H.
- [3] If the Low byte verifies erasure, then mask the next erase and verify commands with FFH (reset).
- [4] If the Low byte does not verify, increment its pulse counter.
- [5] Check for max. count. FLAG = 1 denotes a Low byte error.
- [6] Repeat sequence for High byte.
- [7] FLAG = 2 denotes a High byte error. FLAG = 3 denotes both High byte and Low byte errors.







Dense-Pac Microsystems, Inc.