## FEATURES

3 MHz fixed frequency operation
Extremely low Iq: $19 \mu \mathrm{~A}$
Up to 600 mA output current
Input voltage 2.3 V to 5.5 V
Uses tiny multilayer inductors and capacitors
Current mode architecture for fast load and line transient response
100\% duty cycle low-dropout mode
Internal synchronous rectifier
Internal compensation
Internal soft start
Current overload and thermal shutdown protection
$0.1 \mu \mathrm{~A}$ shutdown supply current
5-ball WLCSP package

## APPLICATIONS

PDAs and palmtop computers
Wireless handsets
Digital audio, portable media players
Digital cameras, GPS navigation units

## GENERAL DESCRIPTION

The ADP2108 is a high efficiency, low quiescent current stepdown dc-to-dc converter in ultrasmall WLCSP package. The total solution only requires three tiny external components. It uses a proprietary high speed current mode, constant frequency PWM control scheme for excellent stability and transient response. To ensure the longest battery life in portable applications, the ADP2108 has a power saving, pulse frequency modulation (PFM) mode that reduces the switching frequency under light load conditions.

The ADP2108 runs from input voltages from 2.3 V to 5.5 V allowing single $\mathrm{Li}+/ \mathrm{Li}-$ polymer cell, multiple alkaline/NiMH cell, PCMCIA, and other standard power sources. The ADP2108 is available in fixed output voltages of $3.3 \mathrm{~V}, 3.0 \mathrm{~V}, 2.5 \mathrm{~V}, 2.3 \mathrm{~V}, 1.8 \mathrm{~V}$, $1.5 \mathrm{~V}, 1.3 \mathrm{~V}, 1.2 \mathrm{~V}, 1.1 \mathrm{~V}$, and 1.0 V . All versions include internal power switch and synchronous rectifier for minimal external part count and high efficiency. ADP2108 has an internal soft start and is internally compensated. During logic controlled shutdown, the input is disconnected from the output and it draws less than 0.1 A from the input source. Other key features include under-voltage lockout to prevent deep battery discharge and soft start to prevent input current overshoot at startup. The ADP2108 is available in a 5-ball WLCSP.

## TYPICAL DIAGRAM



Figure 1 Application Circuit for a fixed output voltage

## Rev. PrA

## TABLE OF CONTENTS

Features .....  1
Applications. .....  1
General Description .....  1
Function Block Diagram .....  1
Revision History .....  2
Specifications .....  3
Absolute Maximum Ratings .....  4
Thermal Resistance .....  4
ESD Caution .....  4
Pin Configuration and Function Descriptions. .....  5
Typical Performance Characteristics .....  6
Theory of Operation .....  7
Control Scheme .....  7
PWM Operation .....  7
PFM Operation. .....  7
Pulse Skipping Threshold .....  8
Slope Compensation .....  8
Product Features .....  8
Applications .....  9
External Component Selection .....  9
PCB Layout Guidelines ..... 12
Evaluation Board ..... 13
Outline Dimensions ..... 13
Ordering Guide ..... 13

## REVISION HISTORY

3/08-Rev. 0 Initial Version

## SPECIFICATIONS

$\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{EN}}=3.6 \mathrm{~V} @ \mathrm{TA}=25^{\circ} \mathrm{C}$, unless otherwise noted; $\mathrm{C}_{\mathrm{IN}}=\mathrm{Cout}=4.7 \mu \mathrm{~F}, \mathrm{~L}=1 \mu \mathrm{H}$ unless otherwise noted; All limits at temperature extremes are guaranteed via correlation using standard statistical quality control (SQC); Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.

Table 1.

| Parameters | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT CHARACTERISTICS <br> Input Voltage Range Undervoltage Lockout Threshold Undervoltage Lockout Threshold | $V_{\text {IN }}$ rising <br> Vin falling | $\begin{aligned} & 2.3 \\ & 2.05 \\ & \hline \end{aligned}$ | $2.15$ | $\begin{aligned} & 5.5 \\ & 2.3 \\ & 2.25 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| OUTPUT CHARACTERISTICS <br> Output Voltage Accuracy ${ }^{1}$ <br> Load Regulation <br> Line Regulation | $\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}$, L OAD $=0 \mathrm{~mA}$ to 600 mA <br> $\mathrm{V}_{\mathrm{IN}}=2.5 \mathrm{~V}$ to 5.5 V , L OAD $=0 \mathrm{~mA}$ to 600 mA <br> $\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}$, $\mathrm{I}_{\text {LOAD }}=0 \mathrm{~mA}$ to $150 \mathrm{~mA}, 50 \mathrm{~mA}$ <br> to $250 \mathrm{~mA}, 150 \mathrm{~mA}$ to $400 \mathrm{~mA}, \mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}=1 \mu \mathrm{~s}$ <br> $\mathrm{V}_{\text {IN }}=600 \mathrm{mV}$ p-p ac square wave. 200 Hz , <br> $12.5 \%$ duty, $\mathrm{l}_{\mathrm{LOAD}}=50 \mathrm{~mA}$ | $\begin{aligned} & -2 \\ & -2.5 \end{aligned}$ | 50 50 | $\begin{aligned} & +2 \\ & +2.5 \end{aligned}$ | \% <br> \% <br> mV p-p <br> mV p-p |
| INPUT CURRENT CHARACTERISTICS <br> DC Operating Current Shutdown Current | $\mathrm{L}_{\text {LOAD }}=0 \mathrm{~mA}$, device not switching $V_{E N}=0 \mathrm{~V}, 3.6 \mathrm{~V}\left(\mathrm{EN} \leq \mathrm{V}_{\text {IN }}+0.2 \mathrm{~V} \text { maximum }\right)$ |  | $\begin{aligned} & 19 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 30 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| FEEDBACK CHARACTERISTICS PFM/PWM Mode Hysteresis <br> Max Output Current PSRR | Difference between mode transition points are measured from increasing load vs. decreasing load <br> PWM mode, lout $=250 \mathrm{~mA}(<10 \mathrm{kHz}$ sine wave) | 600 | 50 <br> 40 |  | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mathrm{~dB} \end{aligned}$ |
| LX(SWITCH NODE)CHARACTERISTICS <br> SW On Resistance <br> SW Leakage Current <br> Current Limit $^{2}$ <br> Minimum On Time <br> Maximum Duty Cycle | PFET, $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{GS}}=3.6 \mathrm{~V}, \mathrm{Isw}=150 \mathrm{~mA}$ <br> $\mathrm{NFET}, \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{GS}}=3.6 \mathrm{~V}, \mathrm{I}_{\mathrm{sw}}=150 \mathrm{~mA}$ <br> $\mathrm{V}_{\mathrm{EN}}=0 \mathrm{~V}, 3.6 \mathrm{~V}$ (EN $\leq \mathrm{V}_{\mathrm{IN}}+0.2 \mathrm{~V}$ maximum) <br> Switch peak current limit (open-loop) $\mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {out }}=1.1 \mathrm{~V}, \mathrm{f}_{\text {sw }}=3.3 \mathrm{MHz}$ | $\begin{aligned} & 930 \\ & 100 \\ & \hline \end{aligned}$ | $\begin{aligned} & 415 \\ & 210 \\ & 1100 \\ & 65 \end{aligned}$ | 1 $1200$ | $\begin{aligned} & \mathrm{m} \Omega \\ & \mathrm{~m} \Omega \\ & \mu \mathrm{~A} \\ & \mathrm{~mA} \\ & \mathrm{~ns} \\ & \% \\ & \hline \end{aligned}$ |
| ENABLE CHARACTERISTICS <br> EN Input High Threshold EN Input Low Threshold EN Input Leakage Current | $\mathrm{V}_{\text {EN }}=0 \mathrm{~V}, 5.5 \mathrm{~V}$ | $\begin{aligned} & 1.2 \\ & -1 \\ & \hline \end{aligned}$ | $+0.01$ | $\begin{aligned} & 0.4 \\ & +1 \end{aligned}$ | V <br> V <br> $\mu \mathrm{A}$ |
| OSCILLATOR FREQUENCY |  | 2.7 | 3.0 | 3.3 | MHz |
| SOFT START PERIOD | Cout $=4.7 \mu \mathrm{~F}$ |  |  | 300 | $\mu \mathrm{s}$ |
| THERMAL CHARACTERISTICS Thermal Shutdown Threshold Thermal Shutdown Hysteresis |  |  | $\begin{aligned} & 150 \\ & 20 \end{aligned}$ |  | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |

[^0]
## ABSOLUTE MAXIMUM RATINGS

Table 2.

| Parameter | Rating |
| :--- | :--- |
| VIN, EN | -0.3 V to +6 V |
| FB, SW to PGND | -0.3 V to $(\mathrm{V} / \mathrm{N}+0.2 \mathrm{~V})$ |
| Operating Ambient Temperature Range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Operating Junction Temperature Range | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature Range | TBD |
| Soldering (10 sec) | $300^{\circ} \mathrm{C}$ |
| Vapor Phase (60 sec) | $215^{\circ} \mathrm{C}$ |
| Infrared (15 sec) | $220^{\circ} \mathrm{C}$ |
| ESD Human Body Model | $\pm 2000 \mathrm{~V}$ |
| ESD Charged Device Model | $\pm 500 \mathrm{~V}$ |
| ESD Machine Model | $\pm 100 \mathrm{~V}$ |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## THERMAL RESISTANCE

$\theta_{J A}$ is specified for the worst-case conditions, that is, $\theta_{J A}$ is specified for device soldered on a circuit board single layer for surface-mount packages.

Table 3. Thermal Resistance

| Package Type | $\boldsymbol{\theta}_{\mathrm{JA}}$ | Unit |
| :--- | :--- | :--- |
| 5-Ball WLCSP | 200 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Maximum Power Dissipation | 200 | mW |



## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



TOP VIEW
(BALL SIDE DOWN) 춘
Not to Scale
Figure 2. 5-ball WCLSP pin configuration
Table 4. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :--- | :--- | :--- |
| 1 | VIN | Power Source Input. VIN is the source of the PFET high-side switch. Bypass VIN to GND with a $2.2 \mu$ capacitor as close to the ADP2108 as possible. <br> caper <br> 2 |
| 3 | GND | Ground. Connect all the input and output capacitors to GND. <br> Enable Input. Drive EN high to turn on the ADP2108. Drive EN low to turn it off and reduce the input current to <br> $0.1 \mu \mathrm{~A}$. |
| 4 | FB | Feedback Input of the Error Amplifier. Connect FB to the output of the switching regulator. <br> Switch Node Output. SW is the drain of the P-channel MOSFET switch and N-channel synchronous rectifier. <br> 5 |

## TYPICAL PERFORMANCE CHARACTERISTICS

$\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\text {EN }}=\mathrm{V}_{\text {IN }}$, unless otherwise noted


Figure 3 PFM Operation at $l l o a d=40 \mathrm{~mA}$


Figure 4 Line Transient Fall Iload $=100 \mathrm{~mA}$, Vin $=3.6 \mathrm{~V}-4.2 \mathrm{~V}$


Figure 5 Line Transient Riselload $=100 \mathrm{~mA}$, Vin $=3.6 \mathrm{~V}-4.2 \mathrm{~V}$


Figure 6 Start Up Waveform Iload $=10 \mathrm{~mA}$


Figure 7Start Up Waveform Iload $=600 \mathrm{~mA}$


Figure 8 PWM Operation at $l l o a d=150 \mathrm{~mA}$

## THEORY OF OPERATION



Figure 9. Functional Block Diagram

The ADP2108 is a step-down dc-to-dc converter that uses a fixed frequency and high speed current mode architecture. The high 3 MHz switching frequency and tiny 5-ball, WLCSP package allow for a small step-down dc-to-dc converter solution.

The ADP2108 operates with an input voltage from 2.3 V to 5.5 V and regulate an output voltage down to 0.8 V . Output voltage options are $3.3 \mathrm{~V}, 3.0 \mathrm{~V}, 2.5 \mathrm{~V}, 2.3 \mathrm{~V}, 1.8 \mathrm{~V}, 1.5 \mathrm{~V}, 1.3 \mathrm{~V}, 1.2 \mathrm{~V}, 1.1 \mathrm{~V}$, and 1.0 V .

## CONTROL SCHEME

The ADP2108 operates with a fixed frequency, currentmode PWM control architecture at medium to high loads for high efficiency, but shift to a variable frequency PFM control scheme at light loads for lower quiescent current. When operating in fixed frequency PWM mode, the duty cycle of the integrated switches is adjusted to regulate the output voltage, but when operating in PFM mode at light loads, the switching frequency is adjusted to regulate the output voltage.

The ADP2108 operate in the PWM mode only when the load current is greater than the pulse-skipping threshold current. At load currents below this value, the converter smoothly transitions to the PFM mode of operation.

## PWM OPERATION

In PWM mode, the ADP2108 operates at a fixed frequency of 3 MHz set by an internal oscillator. At the start of each

## PULSE SKIPPING THRESHOLD

The output current at which the ADP2108 transitions from variable frequency PFM control to fixed frequency PWM control is called the pulse-skipping threshold. The pulse skipping threshold has been optimized for excellent efficiency over all load currents.

## SLOPE COMPENSATION

To avoid subharmonic oscillations, slope compensation is introduced to stabilize the ADP2108 internal current loop when operating beyond a $50 \%$ duty cycle. It is implemented by summing a fixed scaled voltage ramp to the current sense signal during the on time of the P-channel MOSFET switch. The value of the compensation ramp is important because it is required to determine the minimum inductor to prevent subharmonic oscillations on the selected output voltage.

Table 5. Slop Compensation Rate

| Output Voltage | Slope Compensation Rate |
| :--- | :--- |
| 1.1 | $1.8 \mathrm{~A} / \mu \mathrm{S}$ |
| 1.8 | $3 \mathrm{~A} / \mu \mathrm{S}$ |
| 3.3 | $5.4 \mathrm{~A} / \mu \mathrm{S}$ |

## PRODUCT FEATURES

## Enable/Shutdown

The ADP2108 starts operation with soft start when the EN pin is toggled from logic low to logic high. Pulling the EN pin low forces the device into shutdown mode, reducing the shutdown current below $1 \mu \mathrm{~A}$.

## Short-Circuit Protection

The ADP2108 includes frequency foldback to prevent output current runaway on a hard short. When the voltage at the feedback pin falls below 0.3 V , indicating the possibility of a hard short at the output, the switching frequency is reduced to $1 / 4$ of the internal oscillator frequency. The reduction in the
switching frequency gives more time for the inductor to discharge, preventing a runaway of output current.

## Undervoltage Lockout

To protect against battery discharge, undervoltage lockout circuitry is integrated on the ADP2108. If the input voltage drops below the 2.15 V undervoltage lockout (UVLO) threshold, the ADP2108 shut down, and both the power switch and synchronous rectifier turns off. When the voltage rises again above the UVLO threshold, the soft start period is initiated, and the part is enabled.

## Thermal Protection

In the event the ADP2108 junction temperatures rise above $150^{\circ} \mathrm{C}$, the thermal shutdown circuit turns off the converter. Extreme junction temperatures can be the result of high current operation, poor circuit board design, and/or high ambient temperature. A $30^{\circ} \mathrm{C}$ hysteresis is included so when thermal shutdown occurs, the ADP2108 does not return to operation until the on-chip temperature drops below $120^{\circ} \mathrm{C}$. When coming out of thermal shutdown, soft start is initiated.

## Soft Start

The ADP2108 has an internal soft start function that ramps the output voltage in a controlled manner upon startup, therefore limiting the inrush current. This prevents possible input voltage drops when a battery or a high impedance power source is connected to the input of the converter.

## Current Limit

The ADP2108 have protection circuitry to limit the direction and amount of current to 1200 mA flowing through the power switch and synchronous rectifier. The positive current limit on the power switch limits the amount of current that can flow from the input to the output, and the negative current limit on the synchronous rectifier prevents the inductor current from reversing direction and flowing out of the load.

## APPLICATIONS

## EXTERNAL COMPONENT SELECTION

The external component selection for the ADP2108 application circuit shown in Figure 1 is dependent on input voltage, output voltage, and load current requirements. Additionally, trade-offs between performance parameters like efficiency and transient response can be made by varying the choice of external components.

## Selecting the Inductor

The high frequency switching of the ADP2108 allows the selection of small chip inductors. The inductor value effects the transition between CFM to PFM, efficiency, output ripple and current limit values. The inductor current ripple is calculated using the following equation:

$$
\Delta I_{L}=\frac{V_{\text {OUT }} \times\left(V_{I N}-V_{\text {OUT }}\right)}{V_{I N} \times f_{s w} \times L}
$$

where:
$f_{s w}$ is the switching frequency ( 3 MHz typical).
$L$ is the inductor value.
The dc resistance (DCR) value of the selected inductor affects efficiency but a decrease in this value typically means an increase in root mean square (rms) with losses in the core and skin. As a minimum requirement, the dc current rating of the inductor is to be equal to the maximum load current plus half of the inductor current ripple as shown by the following equation:

$$
I_{P K}=I_{L O A D(M A X)}+\left(\frac{\Delta I_{L}}{2}\right)
$$

Table 6. Suggested $1.0 \mu \mathrm{H}$ Inductors

| Vendor | Model | Dimensions | DCR |
| :--- | :--- | :--- | :--- |
| Murata | LQM21PN1ROM | $2.0 \mathrm{~mm} \times 1.25 \mathrm{~mm} \times 0.5 \mathrm{~mm}$ | $190 \mathrm{~m} \Omega$ |
| Murata | LQM31PN1R0M | $3.2 \mathrm{~mm} \times 1.6 \mathrm{~mm} \times 0.95 \mathrm{~mm}$ | $120 \mathrm{~m} \Omega$ |
| Murata | LQM2HPN1R0M | $2.5 \mathrm{~mm} \times 2.0 \mathrm{~mm} \times 0.95 \mathrm{~mm}$ | $90 \mathrm{~m} \Omega$ |
| FDK | MIPSA2520D1R | $2.5 \mathrm{~mm} \times 2.0 \mathrm{~mm} \times 1.0 \mathrm{~mm}$ | $100 \mathrm{~m} \Omega$ |

## Output Capacitor

Output capacitance is required to minimize the voltage overshoot and ripple present on the output. Capacitors with low equivalent series resistance (ESR) values produce the lowest output ripple and capacitors such as X5R dielectric are to be used. Y5V capacitors are not to be used due to their variation in capacitance over temperature, which does not suit this application. Becuase ESR is important the capacitor is to be selected using the following equation:

$$
E S R_{\text {COUT }} \leq \frac{V_{\text {RIPPLE }}}{\Delta I_{L}}
$$

Where $V_{\text {RIPPLE }}$ is peak-to-peak output voltage ripple and ESR ${ }_{\text {cout }}$ is the ESR of the chosen capacitor. The output capacitor can be chosen use the following:

$$
C_{\text {OUT }} \geq \frac{V_{I N}}{\left(2 \pi \times f_{S W}\right) 2 \times L \times V_{\text {RIPPLE }}}
$$

$$
\text { Cout } \geq \frac{\Delta I_{L}}{8 \times f_{S W} \times \Delta V_{\text {OUT }}}
$$

Increasing the output capacitor has no effect on stability so it can be increased to reduce output ripple and enhance load transient response. When choosing this value it is also important to account for the loss of capacitance due to output voltage dc bias.

Table 7. Suggested 4.7uF Capacitors

| Vendor | Type | Model | Case <br> Size | Voltage <br> Rating |
| :--- | :--- | :--- | :--- | :--- |
| Murata | X5R | GRM188R60J475 | 0603 | 6.3 V |
| Taiyo Yuden | X5R | JMK107BJ475 | 0603 | 6.3 V |
| TDK | X5R | C1608X5R0J475 | 0603 | 6.3 V |

## Input Capacitor

An input capacitor is required to reduce input voltage ripple and is to be placed as close as possible to the VIN pin. As with the output capacitor, a low ESR capacitor is recommended to help to minimize input voltage ripple.

$$
I_{C I N} \geq I_{\text {LOAD }(M A X)} \sqrt{\frac{V_{\text {OUT }}\left(V_{I N}-V_{\text {OUT }}\right)}{V_{I N}}}
$$

## Efficiency

Efficiency is defined as the ratio of output power to input power. The high efficiency of the ADP2108 has two distinct advantages. First, only a small amount of power is lost in the dc-to-dc converter package that reduces thermal constraints. In addition, high efficiency delivers the maximum output power for the given input power, extending battery life in portable applications. The overall efficiency of the ADP2108 can be calculated by adding together the power losses caused by the power switches and inductor.

## Power Switch Conduction Losses

Power switch conduction losses are caused by the flow of output current through the P-channel power switch and the N -channel synchronous rectifier, which have internal resistances $\left(\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}\right)$ associated with them. The amount of power loss can be approximated by

$$
P_{S W_{-} C O N D}=\left(R_{D S(O N)_{-} P} \times D+R_{D S(O N)_{-} N} \times(1-D)\right) \times I_{\text {OUT }}{ }^{2}
$$

where $D=V_{\text {out }} / V_{\text {IN }}$.
The internal resistance of the power switches increases with temperature but decreases with higher input voltage.

## Inductor Losses

Inductor conduction losses are caused by the flow of current through the inductor, which has an internal DCR associated with it. Larger sized inductors have smaller DCR, which may decrease inductor conduction losses. Inductor core losses are related to the magnetic permeability of the core material. Because the ADP2108 is a high switching frequency dc-to-dc converter, shielded ferrite core material is recommended for its low core losses and low EMI.

The total amount of inductor power loss can be calculated by

$$
P_{L}=D C R \times I_{o u T^{2}}+\text { Core Losses }
$$

## Switching Losses

Switching losses are associated with the current drawn by the driver to turn on and turn off the power devices at the switching frequency. Each time a power device gate is turned on and turned off, the driver transfers a charge $\Delta \mathrm{Q}$ from the input supply to the gate and then from the gate to ground.
The amount of power loss is calculated by

$$
P_{S w}=\left(C_{G A T E_{-} P}+C_{G A T E_{-} N}\right) \times V_{I N^{2}} \times f_{S W}
$$

where:
$C_{G A T E} P$ is the gate capacitance of the internal high-side switch.
$C_{G A T E} N$ is the gate capacitance of the internal low-side switch.
$C_{G A T E_{-} P}+C_{G A T E_{-} N} \approx 100 \mathrm{pF}$
$f_{S W}$ is the switching frequency.

## Transition Losses

Transition losses occur because the P-channel switch cannot turn on or turn off instantaneously. In the middle of an LX node transition, the power switch provides all the inductor current. The source to drain voltage of the power switch is half the input voltage, resulting in power loss. Transition losses increase with load current and input voltage and occur twice for each switching cycle.
The amount of power loss is calculated by

$$
P_{\text {TRAN }}=V_{I N} / 2 \times I_{\text {OUT }} \times\left(t_{R}+t_{F}\right) \times f_{S W}
$$

where:
$t_{R}$ is the rise time of the LX node.
$t_{F}$ is the fall time of the LX node.
$t_{R}$ and $t_{F}$ are both approximately 2 nS .

## Thermal Considerations

In most applications, the ADP2108 does not dissipate a lot of heat, due to its high efficiency. However, in applications with maximum loads at high ambient temperature, low supply voltage, and high duty cycle, the heat dissipated in the package is great enough that it may cause the junction temperature of the die to exceed the maximum junction temperature of $125^{\circ} \mathrm{C}$. Once the junction temperature exceeds $150^{\circ} \mathrm{C}$, the converter goes into thermal shutdown. It recovers only after the junction temperature has decreased to below $120^{\circ} \mathrm{C}$ to prevent any permanent damage. Therefore, thermal analysis for the chosen application solution is very important to guarantee reliable performance over all conditions.

The junction temperature of the die is the sum of the ambient temperature of the environment and the temperature rise of the package due to power dissipation, shown in the following equation:

$$
T_{J}=T_{A}+T_{R}
$$

Where:
$T_{J}$ is the junction temperature.
$T_{A}$ is the ambient temperature.
$T_{R}$ is the rise in temperature of the package due to power dissipation to it.
The rise in temperature of the package is directly proportional to the power dissipation in the package. The proportionality constant for this relationship is defined as the thermal resistance from the junction of the die to the ambient temperature, as shown in the following equation:

$$
T_{R}=\theta_{J A} \times P_{D}
$$

where:
$T_{R}$ is the rise of temperature of the package.
$\theta_{J A}$ is the thermal resistance from the junction of the die to the ambient temperature of the package.
$P_{D}$ is the power dissipation in the package.

## Capacitor Selection

Use any good quality ceramic capacitors with the ADP1208 as long as they meet the minimum capacitance and maximum ESR requirements. Ceramic capacitors are manufactured with a variety of dielectrics, each with different behavior over temperature and applied voltage. Capacitors must have a dielectric adequate to ensure the minimum capacitance over the necessary temperature range and dc bias conditions. X5R or X 7 R dielectrics with a voltage rating of 6.3 V or 10 V are recommended for best performance. Y 5 V and Z 5 U dielectrics are not recommended for use with any dc-to-dc converter because of their poor temperature and dc bias characteristics.
The following equation can be used to determine the worst-case capacitance accounting for capacitor variation over temperature, component tolerance, and voltage.
$\mathrm{C}_{\text {EFF }}=\mathrm{C}_{\text {bias }} \times(1-\mathrm{TEMPCO}) \times 1(1-\mathrm{TOL})$
where:
$C_{B I A}$ is the effective capacitance at the operating voltage.
TEMPCO is the worst-case capacitor temperature coefficient. $T O L$ is the worst-case component tolerance.

In this example, the worst-case temperature coefficient (TEMPCO) over $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ is assumed to be $15 \%$ for an X5R dielectric. The tolerance of the capacitor (TOL) is assumed
to be $10 \%$, and $\mathrm{C}_{\text {bias }}$ is $4.02165 \mu \mathrm{~F}$ at 1.8 V from the graph in Figure 10.

Substituting these values in equation yields

$$
C_{E F F}=4.02165 \mu \mathrm{~F} \times(1-0.15) \times(1-0.1)=3.0762 \mu \mathrm{~F}
$$

To guarantee the performance of the ADP2108, it is imperative that the effects of dc bias, temperature, and tolerances on the behavior of the capacitors are evaluated for each application.


Figure 9 - Typical Capacitor Performance

## PCB LAYOUT GUIDELINES

Poor layout can affect the ADP2108 performance causing electromagnetic interference (EMI) and electromagnetic compatibility (EMC) performance, ground bounce, and voltage losses. Poor layout can also affect regulation and stability. A good layout is implemented using the following rules:

- Place the inductor, input capacitor and output capacitor close to the IC using short tracks. These components carry high switching frequencies and large tracks act like antennas.
- Route the output voltage path away from the inductor and SW node to minimize noise and magnetic interference.
- Maximize the size of ground metal on the component side to help with thermal dissipation.
- Use a ground plane with several vias connecting to the component side ground to further reduce noise interference on sensitive circuit nodes.


## EVALUATION BOARD



Figure 10.


Figure 11. Recommended Top Layer


Figure 12. Recommended Bottom Layer

## OUTLINE DIMENSIONS



| $\stackrel{4}{4}$ |
| :--- |
| $\stackrel{-1}{6}$ |
| $\stackrel{0}{0}$ |

Figure 13. 5-Ball Wafer Level Chip Scale Package [WLCSP]
(CB-5-1)
Dimensions shown in millimeters
ORDERING GUIDE

| Model | Temperature Range | Output Voltage (V) | Package Description | Package Option | Branding |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ADP2108ACBZ-1.0-R71 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 1.0 | 5-Ball WLCSP | CB | LA6 |
| ADP2108ACBZ-1.1-R71 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 1.1 | 5-Ball WLCSP | CB | LA7 |
| ADP2108ACBZ-1.2-R71 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 1.2 | 5-Ball WLCSP | CB | LA8 |
| ADP2108ACBZ-1.3-R71 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 1.3 | 5-Ball WLCSP | CB | LA9 |
| ADP2108ACBZ-1.5-R71 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 1.5 | 5-Ball WLCSP | CB | LAA |
| ADP2108ACBZ-1.8-R71 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 1.8 | 5-Ball WLCSP | CB | LAD |
| ADP2108ACBZ-1.82-R71 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 1.82 | 5-Ball WLCSP | CB | LAE |
| ADP2108ACBZ-2.3-R71 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 2.3 | 5-Ball WLCSP | CB | LAF |
| ADP2108ACBZ-2.5-R71 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 2.5 | 5-Ball WLCSP | CB | LAG |
| ADP2108ACBZ - $3.0-\mathrm{R}^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 3.0 | 5-Ball WLCSP | CB |  |
| ADP2108ACBZ-3.3-R71 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 3.3 | 5-Ball WLCSP | CB | LAH |

[^1]| Preliminary Technical Data | ADP2108 |
| :--- | :--- |

NOTES


[^0]:    ${ }^{1}$ Limits in bold face type apply over the full operating ambient temperature range $-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}$
    ${ }^{2}$ Open-loop data. Refer to the Typical Performance Characteristics for closed loop data
    ${ }^{3} V_{\text {out }}(\mathrm{min})$ must be greater than (.19).

[^1]:    ${ }^{1} \mathrm{Z}=$ RoHS Compliant Part.

