




DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP
DESCRIPTION

The T74LS113A offers individual J, K, set and clock inputs. These monolithic dual flip-flops are designed so that when the clock goes HIGH, the inputs are enabled and data will be accepted. The logic level of the J and K may be allowed to change when the clock pulse is HIGH and the bistable will perform according to the truth table as long as minimum set-up times are observed. Input data is transferred to the outputs on the negative-going edge of the clock pulse.


PIN CONNECTION (top view)


LOGIC SYMBOL




LC-0023

LOGIC DIAGRAM AND TRUTH TABLE

| Operating Mode | Inputs | | | Outputs | |
|------------------|-------------|---|---|---------|-----------|
| | \bar{S}_D | J | K | Q | \bar{Q} |
| Set | L | X | X | H | L |
| Toggle | H | h | h | q | q |
| Load "0" (reset) | H | I | h | L | H |
| Load "1" (set) | H | h | I | H | L |
| Hold | H | I | I | q | q |

H.h = HIGH Voltage Level
 L.I = LOW Voltage Level
 X = Don't Care
 I, h, (q) = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the HIGH-to-LOW clock transition



LC-0026

V_{CC} = Pin 14
 GND = Pin 7
 () = Pin numbers

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
|-----------------|-----------------------------------|-------------|------|
| V _{CC} | Supply Voltage | - 0.5 to 7 | V |
| V _I | Input Voltage, Applied to Input | - 0.5 to 15 | V |
| V _O | Output Voltage, Applied to Output | - 0.5 to 10 | V |
| I _I | Input Current, into Inputs | - 30 to 5 | mA |
| I _O | Output Current, into Outputs | 50 | mA |

Stresses in excess of those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions in excess of those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

GUARANTEED OPERATING RANGE

| Part Numbers | Supply Voltage | | | Temperature |
|--------------|----------------|-------|--------|-----------------|
| | Min. | Typ. | Max. | |
| T74LS113AXX | 4.75 V | 5.0 V | 5.25 V | 0 °C to + 70 °C |

XX = package type.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

| Symbol | Parameter | Limits | | | Test Condition (note 1) | Unit |
|-----------------|--|----------------------|----------|-------------------|---|------|
| | | Min. | Typ. (*) | Max. | | |
| V _{IH} | Input HIGH Voltage | 2.0 | | | Guaranteed Input HIGH Voltage for all Inputs | V |
| V _{IL} | Input LOW Voltage | | | 0.8 | Guaranteed Input LOW Voltage for all Inputs | V |
| V _{CD} | Input Clamp Diode Voltage | | - 0.65 | - 1.5 | V _{CC} = MIN, I _{IN} = - 18 mA | V |
| V _{OH} | Output HIGH Voltage | 2.7 | 3.4 | | V _{CC} = MIN, I _{OH} = - 400 μA V _{IN} = V _{IH} or V _{IL} per Truth Table | V |
| V _{OL} | Output LOW Voltage | | 0.25 | 0.4 | I _{OL} = 4.0 mA | V |
| | | | 0.35 | 0.5 | I _{OL} = 8.0 mA | V |
| I _{IH} | Input HIGH Current | J, K Set Clock | | 20 60 80 | V _{CC} = MAX, V _{IN} = 2.7 V | μA |
| | | J, K Set,Clock | | 0.1 0.3 0.4 | V _{CC} = MAX, V _{IN} = 7.0 V | mA |
| | Input LOW Current | J, K Set,Clock | | - 0.4 - 0.8 | V _{CC} = MAX, V _{IN} = 0.4 V | mA |
| I _{OS} | Output Short Circuit Current (note 2) | - 20 | | - 100 | V _{CC} = MAX | mA |
| I _{CC} | Power Supply Current | | | 8.0 | V _{CC} = MAX | mA |

Notes : 1. For conditions shown as MIN or MAX, use the appropriate value specified under guaranteed operating ranges

2. Not more than one output should be shorted at a time

(*) Typical values are at V_{CC} = 5.0 V, T_A = 25 °CAC CHARACTERISTICS : T_A = 25 °C


| Symbol | Parameter | Limits | | | Test Conditions | Unit |
|---------------------------------------|---|--------|----------|----------|-------------------------|------|
| | | Min. | Typ. | Max. | | |
| f _{MAX} | Maximum Clock Frequency | 30 | 45 | | V _{CC} = 5.0 V | MHz |
| t _{PPLH} t _{PHL} | Propagation Delay. Clock Set to Output | | 15 15 | 20 20 | C _L = 15 pF | ns |

AC SET-UP REQUIREMENTS : $T_A = 25^\circ\text{C}$

| Symbol | Parameter | Limits | | | Test Conditions | Unit |
|--------|-------------------|--------|------|------|--------------------------|------|
| | | Min. | Typ. | Max. | | |
| t_W | Clock Pulse Width | 20 | | | $V_{CC} = 5.0 \text{ V}$ | ns |
| t_W | Set Pulse Width | 25 | | | | ns |
| t_s | Set-up Time | 20 | | | | ns |
| t_h | Hold Time | 0 | | | | ns |

AC WAVEFORMS

Figure 1 : Clock to Output Delays, Data Set-up and Hold Times, Clock Pulse Width.



* The shaded areas indicate when the input is permitted to change to predictable output performance.

Figure 2 : Set and Clear to Output Delays, Set and Clear Pulse Widths.




Figure 3 : Clock to Output Delays, Data Set-up and Hold Times. Clock Pulse Width.