# CYL008M162FFB

CYPRESS 128-Mbit (8-Mbit x 16) Low-Power MoBL4™ SDRAM

## Features

- Functionality
  - Internal 4 Bank Operation
  - Standard SDRAM Functionality
  - Programmable burst lengths: 1, 2, 4, 8, or full page
  - Compatible with JEDEC Low Power SDRAM Standard
- Low Power Features
  - Low voltage power supply: 1.8V
  - Temperature Compensated Self Refresh (TCSR)
  - Partial Array Self Refresh power-saving mode

- Deep Sleep Mode
- Self Refresh Mode; standard and low power
- Temperature: -40°C to +85°C
- 8 mm x 8 mm x 1.0 mm 54-ball 0.8 mm FBGA Package

### Functional Description<sup>[1]</sup>

The CYL008M162FFB is a high-performance CMOS Dynamic RAM (DRAM) organized as 8M x 16. This device features advanced circuit design to provide ultra-low active current and extremely low standby current. This is ideal for providing More Battery Life<sup>TM</sup> in portable applications such as wireless handsets. The device is compatible with the JEDEC standard LP-SDRAM specifications.



# Selection Guide

Device	Voltage		Frequency	Access Time	t <sub>RCD</sub>	t <sub>RP</sub>				
	Core	I/O		CL=2						
CYL008M162FFBU-1ABAI	1.7 - 1.95V	1.7 - Vdd	100Mhz	8ns	20ns	20ns				
Note: 1. For best-practice recommendations, please refer to the Cypress application note "System Design Guidelines" on http://www.cypress.com.										

**Cypress Semiconductor Corporation** Document #: 38-05448 Rev. \*



# Pin Configuration

54 ball FBGA(8mm x 8mm x 1.0mm)



## **Pin Description**

Name	Туре	Description
CLK	Input	Clock: CLK is driven by the system clock. All SDRAM input signals are sampled on the positive edge of CLK. CLK also increments the internal burst counter and controls the output registers.
CKE	Input	Clock Enable: CKE activates(HIGH) and deactivates(LOW) the CLK signal. Deactivating the clock provides PRECHARGE POWER-DOWN and SELF Refresh operation(all banks idle), ACTIVE POWER-DOWN(row active in any bank) or CLOCK SUSPEND operation(burst/access in progress). CKE is synchronous except after the device enters power-down and self refresh modes, where CKE becomes asynchronous until after exiting the same mode. The input buffers, including CLK, are disabled during power-down and self refresh modes, providing low standby power. CKE may be tied HIGH.
CS	Input	Chip Select: CS enables (registered LOW) and disables (registered HIGH) the command decoder. All commands are masked when CS is registered HIGH. CS provides for external bank selection on systems with multiple banks. CS is considered part of the command code.
CAS, RAS, WE	Input	Command Inputs: $\overline{CAS}$ , $\overline{RAS}$ , and $\overline{WE}$ (along with $\overline{CS}$ ) define the command being entered.
L(U)DQM	Input	Input/Output Mask: L(U)DQM is sampled HIGH and is an input mask signal for write accesses and an output enable signal for read accesses. Input data is masked during a WRITE cycle. The output buffers are placed in a High-Z state (two-clock latency) when during a READ cycle. LDQM corresponds to DQ0 – DQ7, UDQM corresponds to DQ8–DQ15. L(U)DQM are considered same state when referenced as U(L)DQM.
BA0, BA1	input	Bank Address Input(s): BA0 and BA1 define to which bank the ACTIVE, READ, WRITE or PRECHARGE command is being applied. These pins also provide the op-code during a LOAD MODE REGISTER command



Name	Туре	Description
A0 - A11	Input	Address Inputs: A0–A11 are sampled during the ACTIVE command (row- address A0–A11) and READ/WRITE command (column-address A0–A8; with A10 defining auto precharge) to select one location out of the memory array in the respective bank. A10 is sampled during a PRECHARGE command to determine if all banks are to be precharged (A10 HIGH) or bank selected by BA0, BA1 (A10 LOW). The address inputs also provide the op-code during a LOAD MODE REGISTER command.
DQ[0:15]	I/O	Data Input/Output: Data bus
NC	-	No Connect: These pins are not connected to the die
V <sub>ddq</sub>	Supply	DQ Power: Provide isolated power to DQs for improved noise immunity.
V <sub>ssq</sub>	Supply	DQ Ground: Provide isolated ground to DQs for improved noise immunity.
V <sub>dd</sub>	Supply	Power Supply: Voltage dependant on option.
V <sub>ss</sub>	Supply	Ground.

# FUNCTIONAL DESCRIPTION

The Cypress 128Mb SDRAM is a quad-bank DRAM that operates at 1.8V and includes a synchronous interface (all signals are registered on the positive edge of the clock signal, CLK). Each of the 33,554,432-bit banks is organized as 4,096 rows by 512 columns by 16 bits. Read and write accesses to the SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the bank and row to be accessed (BA0 and BA1 select the bank, A0- A11 select the row). The address bits (A0-A8) registered coincident with the READ or WRITE command are used to select the starting column location for the burst access. The SDRAM must be initialized prior to normal operation. The following sections provide detailed information regarding device initialization, register definition, command descriptions and device operation.

# Initialization

SDRAMs must be powered up and initialized in a predefined manner. Operational procedures other than those specified may result in undefined operation. Once power is applied to  $V_{DD}$  and  $V_{DDQ}$  (simultaneously) and the clock is stable (meets the clock specifications in the AC characteristics), the SDRAM requires a 100us delay prior to issuing any command other than a COMMAND INHIBIT or NOP. The COMMAND INHIBIT or NOP should be applied atleast once during the 100µs delay. After the 100µs delay, a PRECHARGE command should be applied. All banks must then be precharged, thereby placing the device in the all banks idle state. Once in the idle state, two AUTO REFRESH cycles must be performed. After the AUTO REFRESH cycles are complete, the SDRAM is ready for mode register programming. Because the mode register will power up in an unknown state, it should be loaded prior to applying any operational command.Refer Figure 1.





Figure 1. Initialize and Load Mode Register<sup>[2, 3, 4, 5]</sup>

## **Register Definition**

There are two mode registers which contain settings to achieve low power consumption. The two registers : Mode Register (MR) and Extended Mode Register (EMR) are discussed below.

### Mode Register(MR)

The mode register is used to define the specific mode of operation of the SDRAM. This definition includes the selection of a burst length, a burst type, a CAS latency, an operating mode and a write burst mode, as shown in Table 1.The mode

register is programmed via the LOAD MODE REGISTER command and will retain the stored information until it is programmed again or the device loses power.Mode Register bits M0-M2 specify the burst length, M3 specifies the type of burst (sequential or interleaved), M4-M6 specify the CAS latency, M7 and M8 specify the operating mode, M9 specifies the width burst mode, M10,M11,M12 and M13 should be set to zero.The mode register must be loaded when all banks are idle, and the controller must wait the specified time before initiating the subsequent operation. Violating either of these requirements will result in unspecified operation.

#### Notes:

- 2. The two AUTO REFRESH commands at Cycle 4 and Cycle 8 may be applied before either LOAD MODE REGISTER (LMR) command.
- PRE = PRECHARGE command, LMR = LOAD MODE REGISTER command, AR = AUTO REFRESH command, ACT = ACTIVE command, RA = Row Address, BA = Bank Address
- 4. The Load Mode Register for both MR/EMR and 2 Auto Refresh commands can be in any order; However, all must occur prior to an Active command.
- 5. Apply Power and start clock, attempt to maintain CKE = "H", DQM = "H" 4 other pins are NOP condition at the Inputs.



### Burst Length

Read and write accesses to the SDRAM are burst oriented. The burst length is programmable, as shown in Table 7. The burst length determines the maximum number of column locations that can be accessed for a given READ or WRITE command. Burst lengths of 1,2, 4, or 8 locations are available for both the sequential and the interleaved burst types, and a full-page burst is available for the sequential type. The full-page burst is used in conjunction with the BURST TERMINATE command to generate arbitrary burst lengths. Reserved states should not be used, as unknown operation or incompatibility with future versions may result. When a READ or WRITE command is issued, a block of columns equal to the burst length is effectively selected. All accesses for that burst take place within this block, meaning that the burst will wrap within the block if a boundary is reached. The block is uniquely selected by A1-A8 when the burst length is set to two; by A2-A8 when the burst length is set to four; and by A3-A8 when the burst length is set to eight. The remaining (least significant) address bit(s) is (are) used to select the starting location within the block. Full-page bursts wrap within the page if the boundary is reached.

### **Burst Type**

The burst type can be set to either Sequential or Interleaved by using the M3 bit in the Mode register. The ordering of accesses within a burst is determined by the burst length, the burst type and the starting column address, as shown in Table 7.

#### Table 1. Mode Register

	M13- A1	M12- BA0	M11- A11	M10- A10	M9-A9	M8-A8	M7-A7	M6-A6	M5-A5	M4-A4	M3-A3	M2-A2	M1-A1	M0-A0
ſ	Reserved(Set to '0')		WB	Op N	Лode	C	AS Laten	су	BT	В	urst Leng	th		

# Table 2. MR - Burst Length Settings<sup>[6, 7, 8, 9, 10, 11]</sup>

	Burst I	Length
M2 M1 M0	M3=0	M3=1
000	1	1
001	2	2
010	4	4
011	8	8
100	Reserved	Reserved
101	Reserved	Reserved
110	Reserved	Reserved
111	Full Page	Reserved

### Table 3. MR - Burst Type Setting

M3	Burst Type
0	Sequential
1	Interleaved

#### Table 4. MR - CAS Latency Setting

M6 M5 M4	CAS Latency
000	Reserved
0 0 1	1
010	2
011	3
100	Reserved
101	Reserved
110	Reserved
111	Reserved

#### Table 5. MR - Width Burst Mode Setting

M9	Width Burst Mode				
0	Prog. Burst Length				
1	Single Mode Access				

### Table 6. MR - Operation Mode Setting

M8	М7	M6-M0	<b>Operating Mode</b>
0	0	Defined	Standard Operation
-	-	-	All other states reserved

#### Note:

- 6. For a burst length of two, A1-A7 select the block-of-two burst; A0 selects the starting column within the block.
- 7. For a burst length of four, A2-A7 select the block-of-four burst; A0-A1 select the starting column within the block.
- 8. For a burst length of eight, A3-A7 select the block-of-eight burst; A0-A2 select the starting column within the block.
- 9. For a full-page burst, the full row is selected and A0-A7 select the starting column.
- 10. Whenever a boundary of the block is reached within a given sequence above, the following access wraps within the block.
- 11. For a burst length of one, A0-A7 select the unique column to be accessed, and mode register bit M3 is ignored.



### Table 7. Burst Length Definition

		Order of Acces	ses within a Burst
Burst Length	Starting Column Address	Type= Sequential	Type = Interleaved
2	A0		
	0	0-1	0-1
	1	1-0	1-0
4	A1 A0		
	0 0	0-1-2-3	0-1-2-3
	0 1	1-2-3-0	1-0-3-2
	1 0	2-3-0-1	2-3-0-1
	1 1	3-0-1-2	3-2-1-0
8	A2 A1 A0		
	0 0 0	0-1-2-3-4-5-6-7	0-1-2-3-4-5-6-7
	0 0 1	1-2-3-4-5-6-7-0	1-0-3-2-5-4-7-6
	0 1 0	2-3-4-5-6-7-0-1	2-3-0-1-6-7-4-5
	0 1 1	3-4-5-6-7-0-1-2	3-2-1-0-7-6-5-4
	100	4-5-6-7-0-1-2-3	4-5-6-7-0-1-2-3
	101	5-6-7-0-1-2-3-4	5-4-7-6-1-0-3-2
	1 1 0	6-7-0-1-2-3-4-5	6-7-4-5-2-3-0-1
	111	7-0-1-2-3-4-5-6	7-6-5-4-3-2-1-0
Full Page(y)	n=A0-A11(location 0-y)	Bn,Bn+1,Bn+2Bn,	Not supported

## **Operating Mode**

The normal operating mode is selected by setting M7 and M8 to zero; the other combinations of values for M7 and M8 are reserved for future use and/or test modes. The programmed burst length applies to both READ and WRITE bursts.Test modes and reserved states should not be used because unknown operation or incompatibility with future versions may result.

## **CAS Latency**

The CAS latency is the delay, in clock cycles, between the registration of a READ command and the availability of the first piece of output data. The latency can be set to one, two, or

three clocks. If a READ command is registered at clock edge r, and the latency is q clocks, the data will be available by clock edge r + q. The DQs will start driving as a result of the clock edge one cycle earlier (r + q - 1), and provided that

the relevant access times are met, the data will be valid by clock edge r + q. For example, assuming that the clock cycle time is such that all relevant access times are met, if a READ command is registered at T0 and the latency is programmed to two clocks, the DQs will start driving after T1 and the data will be valid by T2, as shown in Figure 2. Table 8. indicates the operating frequencies at which each CAS latency setting can be used. Reserved states should not be used as unknown operation or incompatibility with future versions may result.





Figure 2. CAS Latency



Table 8. CAS Latency

	Allowable Operating Frequency(Mhz)									
Speed Bin	CAS Latency =1	CAS Latency =2	CAS Latency =3							
100Mhz	<=40	<=100	Not Supported							

## **EXTENDED MODE REGISTER (EMR)**

The Extended Mode Register controls additional functions such as the Temperature Compensated Self Refresh (TCSR) Control, and Partial Array Self Refresh (PASR). The Extended Mode Register is programmed via the Mode Register Set command (BA1=1,BA0=0) and retains the stored information until it is programmed again or the device loses power. The Extended Mode Register must be loaded when all banks are idle and no bursts are in progress, and the controller must wait the specified time before before initiating any subsequent operation. Violating either of these requirements results in unspecified operation.

### TEMPERATURE COMPENSATED SELF REFRESH

Every cell in the DRAM requires refreshing due to the capacitor losing its charge over time. The refresh rate is dependent on temperature. At higher temperatures a capacitor loses charge quicker than at lower temperatures, requiring the cells to be refreshed more often. Temperature Compensated Self Refresh (TCSR) allows the controller to program the Refresh interval during SELF REFRESH mode, according to the case temperature of the device. This allows great power savings during SELF REFRESH during most operating temperature ranges. Only during extreme temperatures would the controller have to select a TCSR level that will guarantee data during SELF REFRESH. Historically, during Self Refresh, the refresh rate has been set to accomodate the worst case, or highest temperature range expected. Thus, during ambient temperatures, the power consumed during

refresh was unnecessarily high, because the refresh rate was set to accommodate the higher temperatures. Setting EM4 and EM3, allow the DRAM to accomodate more specific temperature regions during SELF REFRESH. There are four temperature settings, which will vary the SELF REFRESH current according to the selected temperature. This selectable refresh rate will save power when the DRAM is operating at normal temperatures. Cypress 128Mb SDRAMs will also have a Auto Temperature Self Refresh which will automatically adjust the refresh rate based on the temperature without any register update needed.

### PARTIAL ARRAY SELF REFRESH

The Partial Array Self Refresh (PASR) feature allows the controller to select the amount of memory that will be refreshed during SELF REFRESH. The refresh options are all banks (banks 0, 1, 2, and 3); two banks(banks 0 and 1); and one bank (bank 0). WRITE and READ commands occur to any bank selected during standard operation, but only the selected banks in PASR will be refreshed during SELF REFRESH. The data in banks 2 and 3 will be lost when the two bank option is used. Similarly the data will be lost in banks 1, 2, and 3 when the one bank option is used.

### SLEW RATE CONTROL

The Slew rate feature allows one to reduce the drive strength of the I/O's on the device during low frequency operation. This allows systems to reduce the noise associated with the I/O's switching.

### Table 9. Extended Mode Register

EM13-	EM12-	EM11-	EM10-	EM9-	EM8-	EM7-	EM6-	M5-	EM4-	EM3-	EM2-	EM1-	EM0- A0
BA1	BA0	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	
1	0	All must be set to '0'			Bank Up/Down	Slew	Rate	TC	SR		PCSR		

# Table 10.EMRS - Partial Array Self Refresh Selection<sup>[12]</sup>

EM7- A7	EM2 - A2	EM1 - A1	EM0 - A0	Self Refresh Coverage
Х	0	0	0	Four Banks
0	0	0	1	Two Banks(Bank0,1)
0	0	1	0	One Bank(Bank0)
1	0	0	1	Two Banks(Bank2,3)
1	0	1	0	One Bank(Bank2)
Х	0	1	1	RFU
Х	1	0	0	RFU
Х	1	0	1	RFU
Х	1	1	0	RFU
Х	1	1	1	RFU

Note:

12. RFU: Reserved for Future Use



### Table 11.EMRS - Case Temperature

EM4 - A4	EM3 - A3	Maximum Case Temperature
1	1	85°C
0	0	70°C
0	1	45°C
1	0	15°C

### Table 12.EMRS - Slew Rate Control

EM6 - A6	EM5 - A5	Slew Rate
0	0	100%
0	1	75%
1	0	50%
1	1	30%

Table 13.Commands<sup>[13, 14, 15, 16, 17, 18, 19, 20]</sup>

Name(Function)	CS	RAS	CAS	WE	U(L)DQM	ADDR	DQ
COMMAND INHIBIT(NOP)	Н	Х	Х	Х	Х	Х	Х
NO OPERATION(NOP)	L	Н	Н	Н	Х	Х	Х
ACTIVE(Select bank and activate row)	L	L	Н	Н	Х	Bank/ Row	Х
READ(Select bank and column, and start READ burst) <sup>[20]</sup>	L	Н	L	Н	L/H	Bank/ Col	Х
WRITE(Select bank and column, and start WRITE burst) <sup>[20]</sup>	L	Н	L	L	L/H	Bank/ Col	Valid
BURST TERMINATE	L	Н	Н	L	Х	Х	Active
PRECHARGE(Deactivate row in bank or banks)	L	L	Н	L	Х	Code	Х
AUTO REFRESH or SELF REFRESH(Enter Self Refresh Mode)	L	L	L	Н	Х	Х	Х
LOAD MODE REGISTER	L	L	L	L	Х	Opcode	Х
Write Enable/Output Enable	_	-	-	-	L	-	Active
Write Inhibit/OUtput High-Z	_	-	-	-	Н		High Z

Note:

13. CKE is HIGH for all commands shown except SELF REFRESH.

14. A0-A10 define the op-code written to the mode register.

15. A0-A11 provide row address, and BA0, BA1 determine which bank is made active.

16. A0-A8 provide column address; A10 HIGH enables the auto precharge feature (nonpersistent), while A10 LOW disables the auto precharge feature; BA0, BA1 determine which bank is being read from or written to.

17. A10 LOW: BA0, BA1 determine the bank being precharged. A10 HIGH: All banks precharged and BA0, BA1 are "Don't Care."

18. This command is AUTO REFRESH if CKE is HIGH, SELF REFRESH if CKE is LOW.

19. Internal refresh counter controls row addressing; all inputs and I/Os are "Don't Care" except for CKE.

20. Activates or deactivates the DQs during WRITES (zero-clock delay) and READs (two-clock delay). LDQM controls DQ0-7, UDQM controls DQ8-15, DQM2 controls DQ16-23, and DQM3 controls DQ24-31.



# **Cycle to Cycle Commands**

Table 14.CKE<sup>[21, 23, 24]</sup>

CKE <sub>n-1</sub>	CKEn	Current State	Command <sub>n</sub>	Action <sub>n</sub>
L	L	Power Down	Х	Maintain Power Down
		Self Refresh	Х	Maintain Self Refresh
		Clock Suspend	Х	Maintain Clock Suspend
L	Н	Power Down <sup>[25]</sup>	Command Inhibit or NOP	Exit Power Down
		Self Refresh <sup>[26]</sup>	Command Inhibit or NOP	Exit Self Refresh
		Clock Suspend <sup>[27]</sup>	Х	Exit Clock Suspend
Н	L	All Banks Idle	Command Inhibit or NOP	Power Down Entry
		All Banks Idle	Auto Refresh	Self Refresh Entry
		Reading or Writing	Valid	Clock Suspend Entry
Н	Н		See Table 15.	

Notes:

21. CKE<sub>n</sub> is the logic state of CKE at clock edge n;  $CKE_{n-1}$  was the state of CKE at the previous clock edge. 22. Current State is the state of the SDRAM immediatly prior to the clock edge n.

23. Command<sub>n</sub> is the command registered at clock edge n , and Action<sub>n</sub> is a result of Command n.

24. All states and sequences not shown are illegal or reserved.

25. Exiting power down at clock edge n will put the device in all the banks idle state in time for clock edge n+1(provided the t<sub>CKS</sub> is met)
26. Exiting self refresh at clock edge n will put the device in all the banks idle state once t<sub>XSR</sub> is met. Command Inhibit or NOP commands should be issued on any clock edges occuring during the t<sub>XSR</sub> period. A minimum of two NOP commands must be provided during the t<sub>XSR</sub> period.
27. Amount of the during the t<sub>XSR</sub> period.

27. After exiting clock suspend at clock edge n, the device will resume operation and recognize the next command at clock edge n+1.



# Table 15.Curent State Bank n, Command to Bank n<sup>[28, 29, 30, 31, 32, 33]</sup>

Current State	cs	RAS	CAS	WE	Command(Action)
Any	Н	Х	Х	Х	COMMAND INHIBIT (NOP/Continue previous operation)
	L	Н	Н	Н	NO OPERATION (NOP/Continue previous operation)
Idle	L	L	Н	Н	ACTIVE (Select and activate row)
	L	L	L	Н	AUTO REFRESH <sup>[34]</sup>
	L	L	L	L	LOAD MODE REGISTER <sup>[34]</sup>
	L	L	Н	L	PRECHARGE <sup>[38]</sup>
Row	L	Н	L	Н	READ (Select column and start READ burst) <sup>[37]</sup>
Active	L	Н	L	L	WRITE (Select column and start WRITE burst) <sup>[37]</sup>
	L	L	Н	L	PRECHARGE (Deactivate row in bank or banks) <sup>[35]</sup>
Read(Auto	L	Н	L	Н	READ (Select column and start new READ burst) <sup>[37]</sup>
Precharge Disabled)	L	Н	L	L	WRITE (Select column and start WRITE burst) <sup>[37]</sup>
Dioubicu)	L	L	Н	L	PRECHARGE (Truncate READ burst, start PRECHARGE) <sup>[35]</sup>
	L	Н	Н	L	BURST TERMINATE <sup>[36]</sup>
Write	L	Н	L	Н	READ (Select column and start READ burst) <sup>[37]</sup>
(Auto Precharge	L	Н	L	L	WRITE (Select column and start new WRITE burst) <sup>[37]</sup>
Disabled)	L	L	Н	L	PRECHARGE (Truncate WRITE burst, start PRECHARGE) <sup>[35]</sup>
	L	Н	Н	L	BURST TERMINATE <sup>[36]</sup>

Notes:

28. This table applies when CKEn-1 was HIGH and CKEn is HIGH (see Table 14.) and after t<sub>XSR</sub> has been met (if the previous state was self refresh). 29. This table is bank-specific, except where noted; i.e., the current state is for a specific bank and the commands shown are those allowed to be issued to that bank when in that state. Exceptions are covered in the notes below.

30. Current state definitions: Idle: The bank has been precharged, and t<sub>RP</sub> has been met. Row Active: A row in the bank has been activated, and t<sub>RCD</sub> has been met. No data bursts/accesses and no register accesses are in progress. Read: A READ burst has been initiated, with auto precharge disabled, and has not yet terminated or been terminated. Write: A WRITE burst has been initiated, with auto precharge disabled, and has not yet terminated or been terminated.

31. The following states must not be interrupted by a command issued to the same bank. COMMAND INHIBIT or NOP commands, or allowable commands to the other bank should be issued on any clock edge occurring during these states. Allowable commands to the other bank are determined by its current state and Table 15. and according to Table 16. Precharging: Starts with registration of a PRECHARGE command and ends when t<sub>RP</sub> is met. Once t<sub>RP</sub> is met, the bank will be in the idle state. Row Activating: Starts with registration of a READ command with auto precharge enabled and ends when t<sub>RP</sub> has been met. Once t<sub>RP</sub> is met, the bank will be in the idle state. Read w/Auto Precharge Enabled: Starts with registration of a READ command with auto precharge enabled and ends when t<sub>RP</sub> has been met. Once t<sub>RP</sub> is met, the bank will be in the idle state. Write w/Auto Precharge Enabled: Starts with registration of a READ command with registration of a WRITE command with auto precharge enabled and ends when t<sub>RP</sub> has been met. Once t<sub>RP</sub> is met, the bank will be in the idle state.

 The following states must not be interrupted by any executable command; COMMAND INHIBIT or NOP commands must be applied on each positive clock edge during these states. Refreshing: Starts with registration of an AUTO REFRESH command and ends when t<sub>RC</sub> is met. Once t<sub>RC</sub> is met, the SDRAM will be in the all banks idle state. Accessing Mode Register: Starts with registration of a LOAD MODE REGISTER command and ends when t<sub>MRD</sub> has been met. Once t<sub>MRD</sub> is met, the SDRAM will be in the all banks idle state. Precharging All: Starts with registration of a PRECHARGE ALL command and ends when tRP is met. Once t<sub>MRD</sub> is met, the starts with registration of a PRECHARGE ALL command and ends when tRP is met. Once t<sub>MRD</sub> is met, the starts with registration of a PRECHARGE ALL command and ends when tRP is met. Once t<sub>MRD</sub> is met, the starts with registration of a PRECHARGE ALL command and ends when tRP is met. Once t<sub>MRD</sub> is met, the starts with registration of a PRECHARGE ALL command and ends when tRP is met. Once t<sub>MRD</sub> is met, the starts with registration of a PRECHARGE ALL command and ends when tRP is met. Once t<sub>MRD</sub> is met, the starts with registration of a PRECHARGE ALL command and ends when tRP is met. Once t<sub>MRD</sub> is met, the starts with registration of a PRECHARGE ALL command and ends when tRP is met. Once t<sub>MRD</sub> is the identified to the table to the table to table  $t_{\rm RP}$  is met, all banks will be in the idle state. 33. All states and sequences not shown are illegal or reserved.

34. Not bank-specific; requires that all banks are idle.

35. May or may not be bank-specific; if all banks are to be precharged, all must be in a valid state for precharging, 36. Not bank-specific; BURST TERMINATE affects the most recent READ or WRITE burst, regardless of bank.

37. READs or WRITEs listed in the Command (Action) column include READs or WRITEs with auto precharge enabled and READs or WRITEs with auto precharge disabled

38. Does not affect the state of the bank and acts as a NOP to that bank.

# Table 16.Current State Bank n,Command to Bank m<sup>[39, 40, 41, 42, 43, 44]</sup>

Current State	CS	RAS	CAS	WE	Command(Action)
Any	Н	Х	Х	Х	COMMAND INHIBIT (NOP/Continue previous operation)
	L	Н	Н	Н	NO OPERATION (NOP/Continue previous operation)
Idle	Х	Х	Х	Х	Any Command Otherwise Allowed to Bank m
Row Activating,	L	L	Н	Н	ACTIVE (Select and activate row)
Precharging	L	Н	L	Н	READ (Select column and start READ burst) <sup>[45]</sup>
	L	Н	L	L	WRITE (Select column and start WRITE burst) <sup>[45]</sup>
	L	L	Н	L	PRECHARGE



# Table 16.Current State Bank n,Command to Bank m<sup>[39, 40, 41, 42, 43, 44]</sup>

Read(Auto	L	L	Н	Н	ACTIVE (Select and activate row)
Disabled)	L	Н	L	Н	READ (Select column and start new READ burst) <sup>[45, 48]</sup>
	L	Н	L	L	WRITE (Select column and start WRITE burst) <sup>[45, 51, 49]</sup>
	L	L	Н	L	PRECHARGE <sup>[47]</sup>
Write(Auto	L	L	Н	Н	ACTIVE (Select and activate row)
Disabled)	L	Н	L	Н	READ (Select column and start READ burst) <sup>[45, 46, 50]</sup>
,	L	Н	L	L	WRITE (Select column and start new WRITE burst) <sup>[45, 51]</sup>
	L	L	Н	L	PRECHARGE <sup>[47]</sup>
Read (With Auto	L	L	Н	L	ACTIVE (Select and activate row)
Precharge)	L	Н	L	Н	READ (Select column and start new READ burst) <sup>[45, 46, 52]</sup>
	L	Н	L	L	WRITE (Select column and start WRITE burst) <sup>[45, 46, 54]</sup>
	L	L	Н	L	PRECHARGE <sup>[47]</sup>
Write(With Auto	L	L	Н	Н	ACTIVE (Select and activate row)
Precharge)	L	Н	L	Н	READ (Select column and start READ burst) <sup>[45, 46, 53]</sup>
	L	Н	L	L	WRITE (Select column and start new WRITE burst) <sup>[45, 46, 55]</sup>
	L	L	Н	L	PRECHARGE <sup>[47]</sup>

#### Note:

- 39. This table applies when CKEn-1 was HIGH and CKEn is HIGH and after t<sub>XSR</sub> has been met (if the previous state was self refresh).
- 40. This table describes alternate bank operation, except where noted; i.e., the current state is for bank *n* and the commands shown are those allowed to be issued to bank *m* (assuming that bank *m* is in such a state that the given command is allowable). Exceptions are covered in the notes below.
- 41. Current state definitions: Idle: The bank has been precharged, and t<sub>RP</sub> has been met. Row Active: A row in the bank has been activated, and t<sub>RCD</sub> has been met. No data bursts/accesses and no register accesses are in progress. Read: A READ burst has been initiated, with auto precharge disabled, and has not yet terminated or been terminated. Write: A WRITE burst has been initiated, with auto precharge disabled, and has not yet terminated or been terminated. Read w/Auto Precharge Enabled: Starts with registration of a READ command with auto precharge enabled, and ends when t<sub>RP</sub> has been met. Once t<sub>RP</sub> is met, the bank will be in the idle state. Write w/Auto Precharge Enabled: Starts with registration of a READ command with registration of a WRITE command with auto precharge enabled, and ends when t<sub>RP</sub> has been met. Once t<sub>RP</sub> is met, the bank will be in the idle state. has been met. Once I<sub>RP</sub> is met, the bank will be in the idle state. 42. AUTO REFRESH, SELF REFRESH and LOAD MODE REGISTER commands may only be issued when all banks are idle.
- 43. A BURST TERMINATE command cannot be issued to another bank; it applies to the bank represented by the current state only.
- 44. All states and sequences not shown are illegal or reserved.
- 45. READs or WRITEs to bank m listed in the Command (Action) column include READs or WRITEs with auto precharge enabled and READs or WRITEs with auto precharge disabled.
- 46. CONCURRENT AUTO PRECHARGE: Bank n will initiate the auto precharge command when its burst has been interrupted by bank m's burst.
- 47. Burst in bank n continues as initiated.
- 48. For a READ without auto precharge interrupted by a READ (with or without auto precharge), the READ to bank m will interrupt the READ on bank n, CAS latency later (Figure 34.).
- 49. For a READ without auto precharge interrupted by a WRITE (with or without auto precharge), the WRITE to bank *m* will interrupt the READ on bank *n* when registered (Figure 35.). U(L)DQM should be used one clock prior to the WRITE command to prevent bus contention.
  50. For a WRITE without auto precharge interrupted by a READ (with or without auto precharge), the READ to bank *m* will interrupt the WRITE on bank *n* when registered (Figure 36.), with the data-out appearing CAS latency later. The last valid WRITE to bank *n* will be data-in registered one clock prior to the READ to the READ to bank *n* will be data-in registered one clock prior to the READ to th
- bank m.
- 51. For a WRITE without auto precharge interrupted by a WRITE (with or without auto precharge), the WRITE to bank *m* will interrupt the WRITE on bank *n* when registered (Figure 37.). The last valid WRITE to bank *n* will be data-in registered one clock prior to the READ to bank *m*.
- 52. For a READ with auto precharge interrupted by a READ (with or without auto precharge), the READ to bank *m* will interrupt the READ on bank *n*, CAS latency later. The PRECHARGE to bank *n* will begin when the READ to bank *m* is registered (Figure 34.)
- 53. For a READ with auto precharge interrupted by a WRITE (with or without auto precharge), the WRITE to bank m will interrupt the READ on bank n when registered. U(L)DQM should be used two clocks prior to the WRITE command to prevent bus contention. The PRECHARGE to bank n will begin when the WRITE to bank m is registered (Figure 35.).
- 54. For a WRITE with auto precharge interrupted by a READ (with or without auto precharge), the READ to bank *m* will interrupt the WRITE on bank *n* when registered, with the data-out appearing CAS latency later. The PRECHARGE to bank *n* will begin after t<sub>WR</sub> is met, where t<sub>WR</sub> begins when the READ to bank *m* is registered. The last valid WRITE to bank *n* will be data-in registered one clock prior to the READ to bank *m* (Figure 36.).
- 55. For a WRITE with auto precharge interrupted by a WRITE (with or without auto precharge), the WRITE to bank m will interrupt the WRITE on bank n when registered. The PRECHARGE to bank *n* will begin after t<sub>WR</sub> is met, where t<sub>WR</sub> begins when the WRITE to bank *m* is registered. The last valid WRITE to bank *n* will be data registered one clock prior to the WRITE to bank *m* (Figure 37.).





**Command Operation** 

# Extended Mode register set command ( $\overline{CS}$ , $\overline{RAS}$ , $\overline{CAS}$ , $\overline{WE}$ , BA0 = Low, BA1 = High)

The LPSDRAM has an extended mode register that defines low power functions. In this command, A0 through A11 are the data input pins.After power on, the extended mode register set command must be executed to fix low power functions.The extended mode register can be set only when all banks are in idle state.During tRSC following this command, the LPSDRAM can not accept any other commands.



Figure 3. EMRS Set Command

#### Mode register set command (LOAD MODE REGISTER COMMAND) (CS, RAS, CAS, WE, BA0, BA1=Low)

The LPSDRAM has a mode register that defines how the device operates. In this command, A0 through A11 are the data input pins.

After power on, the mode register set command must be executed to initialize the device. The mode register can be set only when the banks are in the idle state. During  $t_{RSC}$  following this command, the LPSDRAM cannot accept any other commands.



Figure 4. MR Set Command

### Activate Command (CS, RAS=Low, CAS, WE=Hlgh)

The LPSDRAM has four banks, each with 4,096 rows. This command activates the bank selected by BA0 and BA1 and a row address selected by A0 through A11. This row remains active for accesses until a PRECHARGE command is issued to that bank. A PRECHARGE command must be issued before opening a different row in the same bank.



Figure 5. Activate Command

# Precharge command (CS, RAS, WE, BA0, BA1=Low, CAS = High)

The PRECHARGE command is used to deactivate the active row in a particular bank or the active row in all banks. The bank(s) will be available for a subsequent row access a specified time ( $t_{RP}$ ) after the PRECHARGE command is issued. Input A10 determines whether one or all banks are to be precharged, and in the case where only one bank is to be precharged, inputs BA0, BA1 select the bank. Otherwise BA0, BA1 are treated as "Don't Care." Once a bank has been precharged, it is in the idle state and must be activated prior to any READ or WRITE commands being issued to that <u>bank</u>. This command corresponds to a conventional DRAM's RAS rising.



Figure 6. Precharge Command





## Write command (CS, CAS, WE=Low, RAS=High)

The WRITE command is used to initiate a burst write access to an active row. The value on the BA0, BA1 inputs selects the bank, and the address provided on inputs A0-A7 selects the starting column location. The value on input A10 determines whether or not auto precharge is used. If auto precharge is selected, the row being accessed will be precharged at the end of the WRITE burst. If auto precharge is not selected, the row will remain open for subsequent accesses. Input data appearing on the DQs is written to the memory array subject to the U(L)DQM input logic level appearing coincident with the data. If a given U(L)DQM signal is registered LOW, the corresponding data will be written to memory; if the U(L)DQM signal is registered HIGH, the corresponding data inputs will be ignored, and a WRITE will not be executed to that byte/column location.



### Read command (CS, CAS=Low, RAS, WE=High)

READ command is used to initiate a burst read access to an active row. The value on the BA0, BA1 inputs selects the bank, and the address provided on inputs A0-A8 selects the starting column location. The value on input A10 determines whether or not auto precharge is used. If auto precharge is selected, the row being accessed will be precharged at the end of the READ burst. If auto precharge is not selected, the row will remain open for subsequent accesses. Read data appears on the DQs subject to the logic level on the U(L)DQM inputs two clocks earlier. If a given U(L)DQM signal was registered HIGH, the corresponding DQs will be High-Z two clocks later; if the

 $\ensuremath{\mathsf{U}}(\ensuremath{\mathsf{L}})\ensuremath{\mathsf{DQM}}$  signal was registered LOW, the DQs will provide valid data.



Figure 8. Read Command

# Auto refresh command ( $\overline{CS}$ , $\overline{RAS}$ , $\overline{CAS}$ =Low, $\overline{WE}$ , CKE=High)

AUTO REFRESH is used during normal operation of the SDRAM. This command is nonpersistent, so it must be issued each time a refresh is required. All active banks must be PRECHARGED prior to issuing an AUTO REFRESH command. The AUTO REFRESH command should not be issued until the minimum  $t_{RP}$  has been met after the PRECHARGE command. The addressing is generated by the internal refresh controller. The address bits thus are a "Don't Care" during an AUTO REFRESH command. The Cypress 128Mb SDRAM requires 4,096 AUTO REFRESH cycles every 64ms ( $t_{REF}$ ), regardless of width option. Providing a distributed AUTO REFRESH command every 15.625µs will meet the refresh requirement and ensure that each row is refreshed. Alternatively, 4,096 AUTO REFRESH commands can be issued in a burst at the minimum cycle rate ( $t_{RFC}$ ), once every 64ms

Before executing Auto refresh, all banks must be precharged. After this cycle, all banks will be in the idle (precharged) state and ready for a row activate command. During tRC1 period (from refresh command to refresh or activate command), the LPSDRAM cannot accpet any other command.



Figure 9. Auto Refresh Command





# <u>Self</u> refresh entry command (CS, RAS, CAS, CKE=Low, WE=High)

The SELF REFRESH command can be used to retain data in the SDRAM( without external clocking), even if the rest of the system is powered down. The SELF REFRESH command is initiated like an AUTO REFRESH command except CKE is disabled (LOW). Once the SELF REFRESH command is registered, all the inputs to the SDRAM become "Don't Care" with the exception of CKE, which must remain LOW. Once self refresh mode is engaged, the SDRAM provides its own internal clocking, causing it to perform its own AUTO REFRESH cycles. The SDRAM must remain in self refresh mode for a minimum period equal to  $\ensuremath{\mathsf{t}_{\mathsf{RAS}}}$  and may remain in self refresh mode for an indefinite period beyond that. The procedure for exiting self refresh requires a sequence of commands. First, CLK must be stable (meet the clock specifications in the AC characteristics) prior to CKE going back HIGH. Once CKE is HIGH, the SDRAM must have NOP commands issued (a minimum of two clocks) for  $t_{XSR}$  because time is required for the completion of any internal refresh in progress. Upon exiting the self refresh mode, AUTO REFRESH commands must be issued every 15.625µs or less as both SELF REFRESH and AUTO REFRESH utilize the row refresh counter.

After the command execution, self refresh operation continues while CKE remains low. When CKE goes high, the LPSDRAM exits the self refresh mode. During self refresh mode, refresh interval and refresh operation are performed internally, so there is no need for external control. Before executing self refresh, all banks must be precharged.





Figure 11. Power Down Entry Command

# <u>Deep pow</u>er down entry command (CS, CKE, WE=Low, RAS, CAS=High)

After the command execution, deep power down mode continues while CKE remains low. WHen CKE goes high, the LPSDRAM exits the deep power down mode. Before executing deep power down, all banks must be precharged.





# Power down entry command (CS, CKE=Low, RAS, CAS, WE=High)

After the command execution, power down mode continues while CKE remains low. When CKE goes high, the LPSDRAM



Figure 12. Deep Power Down Entry Command

# Burst stop command(Burst Terminate ) (CS=WE=Low, RAS, CAS=High)

This command can stop the current burst operation. The BURST TERMINATE command is used to truncate either fixed-length or full-page bursts. The most recently registered READ or WRITE command prior to the BURST TERMINATE command will be truncated.





Figure 13. Burst Stop Command

# <u>No</u> operation (Command Inhibit) ( $\overline{CS}$ =Low, $\overline{RAS}$ , $\overline{CAS}$ , WE=High)

The NO OPERATION (NOP) command is <u>used</u> to perform a NOP to an SDRAM which is selected (CS is LOW). This prevents unwanted commands from being registered during idle or wait states. Operations already in progress are not affected. This command is not an execution command. No operations begin or terminate by this command.



Figure 14. No Operation

### AUTO PRECHARGE

AUTO PRECHARGE is accomplished by using A10 to enable auto precharge in conjunction with a specific READ or WRITE command. AUTO PRECHARGE thus performs the same PRECHARGE command , without requiring an explicit command. A PRECHARGE of the bank/row that is addressed with the READ or WRITE command is automatically performed upon completion of the READ or WRITE burst. AUTO PRECHARGE does not apply in the full page mode burst. Auto precharge is nonpersistent in that it is either enabled or disabled for each individual READ or WRITE command.

Auto precharge ensures that the precharge is initiated at the earliest valid stage within a burst. The user must not issue another command to the same bank until the precharge time  $(t_{\text{RP}})$  is completed.



# CYL008M162FFB

# **Maximum Ratings**

(Above which the useful life may be impaired. For user guide- lines, not tested.)
Storage Temperature65°C to +150°C
Ambient Temperature with

Power Applied	–40°C to +85°C

Supply Voltage to Ground Potential ..... -0.4V to 4.6V

DC Voltage Applied to Outputs in High-Z State <sup>[56, 57, 58]</sup>	–0.4V to 3.3V
DC Input Voltage <sup>[56, 57, 58]</sup>	–0.4V to 3.3V
Output Current into Outputs (LOW)	
Static Discharge Voltage (per MIL-STD-883, Method 3015)	> 2001V
Latch-up Current	> 200 mA

# **Operating Range**

Device	Range	Ambient Temperature	V <sub>DD</sub>	V <sub>DDQ</sub>
CYL008M162FFBU	Industrial	–40°C to +85°C	1.7V to 1.95V	1.7V to V <sub>DD</sub>

### **DC Electrical Characteristics and Operating Conditions**

Parameter / Condition	Symbol	Min	Max	Units
Supply Voltage	Vdd(1.8V)	1.7	1.95	V
I/O Supply Voltage	Vddq(1.8V)	1.7	Vdd	V
Input High Voltage : Logic 1 All Inputs <sup>[61]</sup>	Vih	0.8*Vddq	Vddq+0.3	V
Input Low Voltage : Logic 0 All Inputs <sup>[61]</sup>	Vil	-0.3	0.3	V
Data Output High Voltage : loh = -0.1mA	Voh	0.9*Vddq		V
Data Output Low Voltage : Iol = 0.1mA	Vol		0.2	V
Input Leakage Current: Any Input $0V = V_{IN} = V_{DD}$ (All other pins not under test = 0V)	lil	-5	5	μA
Output Leakage Current: DQs are disabled; 0V = Vout = VDDq	loz	-5	5	μA

### Table 17.AC ELECTRICAL CHARACTERISTICS AND OPERATING CONDITIONS<sup>[59, 63]</sup>

Parameter / Condition	Symbol	Min	Max	Units
Input High Voltage: Logic 1; All Inputs	Vih	1.4		V
Input Low Voltage: Logic 0 ; All Inputs	Vil		0.4	V

# Table 18.Idd Specifications and Conditions<sup>[59, 61, 64, 65]</sup>

Description	Parameter	Description	Мах	Units
Operating Current (One bank Active)	ldd1	Operating Current: Active Mode; Burst =2 ; Read or Write ; tRC=tRC(min); CAS Latency =3 <sup>[64, 65, 67]</sup>	60	mA
Precharge Standby Current in Power down mode	ldd2p	Standby Current : Power Down Mode : CKE=LOW; All banks Idle	250	μA
Precharge Standby Current in non Power down mode	ldd2n	Standby Current : Power Down Mode : CKE=HIGH; All banks Idle	10	mA

#### Notes:

 $56. V_{IH(MAX)} = V_{CC} + 0.5V$  for pulse durations less than 20ns. 57.  $V_{IL(MIN)} = -0.5V$  for pulse durations less than 20ns 58. Overshoot and undershoot specifications are characterized and are not 100% tested.

59. An initial pause of 100µs is required after power-up, followed by two AUTO REFRESH commands, before proper device operation is ensured. (VDD and VDDQ must be powered up simultaneous). VSS and VSSQ must be at same potential.) The two AUTO REFRESH command wake-ups should be repeated any time the tREF refresh requirement is exceeded.

60. All states and sequences not shown are illegal or reserved.

61. In addition to meeting the transition rate specification, the clock and CKE must transit between VIH and VIL (or between VIL and VIH) in a monotonic manner. 62.  $t_{HZ}$  defines the time at which the output achieves the open circuit condition; it is not a reference to VOH or VOL. The last valid data element will meet  $t_{OH}$  before going High-Z.

63. AC timing and IDD tests have VIL and VIH, with timing referenced to VIH/2 = crossover point. If the input transition time is longer than t<sub>T</sub> (MAX), then the timing is referenced at VIL (MAX) and VIH (MIN) and no longer at the VIH/2 crossover point.

64. IDD specifications are tested after the device is properly initialized.

65. IDD is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.

66. The IDD current will increase or decrease proportionally according to the amount of frequency alteration for the test condition.

67. Address transitions average one transition every two clocks.



# Table 18.Idd Specifications and Conditions<sup>[59, 61, 64, 65]</sup>

Active Standby Current in Power down mode	ldd3p	Standby Current:Active Mode; CS=HIGH; CKE=LOW;All banks active after tRCD met; No access in progress <sup>[66, 68, 69]</sup>	2	mA
Active Standby Current in non Power down mode (One Bank Active)	ldd3n	Standby Current:Active Mode; CS=HIGH; CKE=HIGH;All banks active after tRCD met; No access in progress <sup>[67, 69]</sup>	20	mA
Operating Current (Burst Mode)	ldd4	Operating Current : Burst Mode: Continous Burst ; Read or Write : All banks Active; Vdd = 1.8V CAS Latency =3 <sup>[66, 67, 68, 69]</sup>	50	mA
Refresh Current	ldd5	Auto Refresh Cu <u>rre</u> nt : t <sub>RC</sub> =t <sub>RC(min</sub> ) CAS Latency=3;CKE,CS=HIGH <sup>[68, 69]</sup>	120	mA
Self-Refresh Current	Idd6(Vdd =	Self Refresh Current: CKE <= 0.2V, 4 Banks	150	μA
	1.8V)	Self Refresh Current: CKE <= 0.2V, 2 Banks	115	μA
		Self Refresh Current: CKE <= 0.2V, 1 Bank	95	μA
Deep Power Down Current	ldd7	Deep power down	10	μA

# Capacitance

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 MHz,$	4	pF
C <sub>OUT</sub>	Output Capacitance	VDD(typ)	6	pF

### Thermal Resistance<sup>[70]</sup>

Parameter	Description	Test Conditions	FBGA	Unit
$\theta_{JA}$	Thermal Resistance (Junction to Ambient)	Still Air, soldered on a 3 x 4.5 inch, two-layer printed circuit board	TBD	°C/W
θ <sup>JC</sup>	Thermal Resistance (Junction to Case)		TBD	°C/W

# AC Test Loads and Waveforms



Notes:

68. Other input signals are allowed to transition no more than once every two clocks and are otherwise at valid VIH or VIL levels.

69. CKE is HIGH during refresh command period t<sub>RFC</sub> (MIN) else CKE is LOW. The IDD6 limit is actually a nominal value and does not result in a fail value 70. Tested initially and after design or process changes that may affect these parameters.



### **AC Characteristics**

AC CHARACTERISTICS			100	MHz	
Parameter	Symbol	Min	Max	Units	
Clock Spe	cifications				
Clock Frequency		t <sub>CLK</sub>		100	Mhz
Clock Period <sup>[71]</sup>		t <sub>CLKS</sub>	10		ns
Clock High Time		t <sub>СКН</sub>	3		ns
Clock Low Time		t <sub>CKL</sub>	3		ns
Synchronous timi	ng Specifica	ations			
Input Setup Time to Clock		t <sub>CSS</sub>	2.0		ns
Input Hold time to Clock		t <sub>CSH</sub>	1.0		ns
Clock Access Time <sup>[38]</sup>	CL=3	t <sub>AC</sub> (3)			ns
	CL=2	t <sub>AC</sub> (2)		8	ns
	CL=1	t <sub>AC</sub> (1)		22	ns
Output hold time from Clock		t <sub>сон</sub>	2.5		ns
Data High Impedance Time <sup>[62]</sup>	CL=3	t <sub>HZ</sub> (3)			ns
	CL=2	t <sub>HZ</sub> (2)		8	ns
	CL=1	t <sub>HZ</sub> (1)		20	ns
Active to Precharge Command		t <sub>RAS</sub>	60	120000	ns
Active to Active Command Period		t <sub>RC</sub>	80		ns
Active to Read or Write Delay		t <sub>RCD</sub>	20		ns
Refresh Period(4096 rows)		t <sub>REF</sub>		64	ms
Auto Refresh Period		t <sub>RFC</sub>	70		ns
Precharge Command Period		t <sub>RP</sub>	20		ns
Active Banka to Active Bankb Command		t <sub>RRD</sub>	20		ns
Transition Time <sup>[72]</sup>		t <sub>T</sub>	0.5	1.2	ns
Write Recovery Time <sup>[73]</sup>		t <sub>WR</sub>	2		t <sub>CK</sub>
Write Recovery Time <sup>[74]</sup>	t <sub>WR</sub>	2		t <sub>CK</sub>	
Exit Self Refresh to Active Command <sup>[75]</sup>	t <sub>XSR</sub>	80		ns	
READ/WRITE command to READ/WRITE command <sup>[76]</sup>	t <sub>CCD</sub>	1		t <sub>CK</sub>	
CKE to clock disable or power-down entry mode <sup>[77]</sup>	t <sub>CKED</sub>	1		t <sub>CK</sub>	
CKE to clock enable or power-down exit setup mode <sup>[77]</sup>	t <sub>PED</sub>	1		t <sub>CK</sub>	
U(L)DQM to input data delay <sup>[76]</sup>	t <sub>DQD</sub>	0		t <sub>CK</sub>	
U(L)DQM to data mask during WRITEs <sup>[76]</sup>	t <sub>DQM</sub>	0		t <sub>CK</sub>	
U(L)DQM to data high-impedance during READs <sup>[76]</sup>		t <sub>DQZ</sub>	2		t <sub>CK</sub>
WRITE command to input data delay <sup>[76]</sup>		t <sub>DWD</sub>	0		t <sub>CK</sub>

Note:

I

Note:
71. The clock frequency must remain constant (stable clock is defined as a signal cycling within timing constraints specified for the clock pin) during access or precharge states (READ, WRITE, including t<sub>WR</sub>, and PRECHARGE commands). CKE may be used to reduce the data rate.
72. AC characteristics assume t<sub>T</sub> = 1 ns.
73. Auto precharge mode only. The precharge timing budget (t<sub>RP</sub>) begins at 10ns for -100Mhz after the first clock delay, after the last WRITE is executed. May not exceed limit set for precharge mode.
74. Precharge mode only.
75. CL wrot he decaded a minimum of two times during this period.

75. CLK must be toggled a minimum of two times during this period.

76. Required clocks are specified by JEDEC functionality and are not dependent on any timing parameter. 77. Timing actually specified by  $t_{CKS}$ ; clock(s) specified as a reference only at minimum cycle rate. 78. Timing actually specified by  $t_{WR}$  plus  $t_{RP}$ ; clock(s) specified as a reference only at minimum cycle rate.

79. Timing actually specified by t<sub>WR</sub>.
 80. JEDEC and PC100 specify three clocks.



**AC Characteristics** 

Data-in to ACTIVE command <sup>[78]</sup>	t <sub>DAL</sub>	5	t <sub>CK</sub>	
Data-in to PRECHARGE command <sup>[79]</sup>		t <sub>DPL</sub>	2	t <sub>CK</sub>
Last data-in to burst STOP command <sup>[76]</sup>	t <sub>BDL</sub>	1	t <sub>CK</sub>	
Last data-in to new READ/WRITE command <sup>[76]</sup>	t <sub>CDL</sub>	1	t <sub>CK</sub>	
Last data-in to PRECHARGE command <sup>[79]</sup>	t <sub>RDL</sub>	2	t <sub>CK</sub>	
LOAD MODE REGISTER command to ACTIVE or REFRESH	t <sub>MRD</sub>	2	t <sub>CK</sub>	
Data-out to high-impedance from PRECHARGE command <sup>[76]</sup> CL=3				t <sub>CK</sub>
	CL=2	t <sub>ROH</sub> (2)	2	t <sub>CK</sub>
	CL=1	t <sub>ROH</sub> (1)	1	t <sub>CK</sub>



# **Device Operation**

### **BANK/ROW ACTIVATION**

Before any READ or WRITE commands can be issued to a bank within the SDRAM, a row in that bank must be "opened" (activated). This is accomplished via the ACTIVE command, which selects both the bank and the row to be activated. A READ or WRITE command may then be issued to that row, subject to the  $t_{RCD}$  specification.  $t_{RCD}$  (MIN) should be divided by the clock period and rounded up to the next whole number to determine the earliest clock edge after the ACTIVE command on which a READ or WRITE command can be entered. For example, a  $\ensuremath{\mathsf{t}_{\mathsf{RCD}}}$  specification of 20ns with a 100 MHz clock (10ns period) results in 2.5 clocks. A subsequent ACTIVE command to a different row in the same bank can only be issued after the previous active row has been "closed" (precharged). The minimum time interval between successive ACTIVE commands to the same bank is defined by t<sub>RC</sub>. A subsequent ACTIVE command to another bank can be issued while the first bank is being accessed, which results in a reduction of total row-access overhead. The minimum time interval between successive ACTIVE commands to different banks is defined by tRRD.

### **READ Operation**

READ bursts are initiated with a READ command, as shown in Figure 15. The starting column and bank addresses are provided with the READ command, and auto precharge is either enabled or disabled for that burst access. For the generic READ commands used in the following illustrations, auto precharge is disabled. During READ bursts, the valid data-out element from the starting column address will be available following the CAS latency after the READ command. Each subsequent data-out element will be valid by the next positive clock edge. Figure 2. shows general timing for each possible CAS latency setting.

Upon completion of a burst, assuming no other commands have been initiated, the DQs will go High-Z. A fullpage burst will continue until terminated. (The burst will wrap around at the end of the page). A continuous flow of data can be maintained by having additional Read Burst or single Read Command. The first data element from the new burst follows either the last element of a completed burst or the last desired data element of a longer burst that is being truncated. The new READ command should be issued **x** cycles before the clock



edge at which the last desired data element is valid, where  $\boldsymbol{x}$  equals the CAS latency minus one.



### Figure 15. Read Command

This is shown in Figure 16 for CAS latencies of one, two and three; data element n + 3 is either the last of a burst of four or the last desired of a longer burst. Full-speed random read

accesses can be performed to the same bank, as shown in Figure 17., or each subsequent READ may be performed to a different bank.





Figure 16. Consecutive Burst Reads -Transition from Burst of 4 Read to a Single read for CAS latency 1,2,3



Figure 16. Consecutive Burst Reads - Transition from Burst of 4 Read to a Single read for CAS latency 1,2,3



Figure 17. Random Read Accesses for CAS LAtency =1,2,3



# CYL008M162FFB



Figure 17. Random Read Accesses for CAS LAtency =1,2,3

A Read Burst can be terminated by a subsequent Write command, and data from a fixed length READ burst may be immediately followed by data from a WRITE command (subject to bus turnaround limitations). The WRITE burst may be initiated on the clock edge immediately following the last (or last desired) data element from the READ burst, provided that I/O contention can be avoided. In a given system design, there may be a possibility that the device driving the input data will go Low-Z before the SDRAM DQs go High-Z. In this case, at least a single-cycle delay should occur between the last read data and the WRITE command. The U(L)DQM input is used to avoid I/O contention, as shown in Figure 18. and Figure 19.. The U(L)DQM signal must be asserted (HIGH) at least two

clocks prior to the WRITE command (U(L)DQM latency is two clocks for output buffers) to suppress data-out from the READ. Once the WRITE command is registered, the DQs will go High-Z (or remain High-Z), regardless of the state of the U(L)DQM signal, provided the U(L)DQM was active on the clock just prior to the WRITE command that truncated the READ command. The U(L)DQM signal must be de-asserted prior to the WRITE command (U(L)DQM latency is zero clocks for input buffers) to ensure that the written data is not masked. Figure 18.shows the case where the clock frequency allows for bus contention to be avoided without adding a NOP cycle, and Figure 19.shows the case where the additional NOP is needed.







Figure 18. Read to Write



Figure 19. Read to Write with extra clock cycle





Figure 20. Read Interrupted by Write and U(L)DQM ; CAS Latency =2

A fixed-length READ burst or a full-page burst may be followed by, or truncated with, a PRECHARGE command to the same bank. The PRECHARGE command should be issued x cycles before the clock edge at which the last desired data element is valid, where x equals the CAS latency minus one. This is shown in Figure 21. for each possible CAS latency; data element n + 3 is either the last of a burst of four or the last desired of a longer burst. Following the PRECHARGE command, a subsequent command to the same bank cannot be issued until  $t_{RP}$  is met. Note that part of the row precharge time is hidden during the access of the last data element(s). The BURST TERMINATE command should be issued *x* cycles before the clock edge at which the last desired data element is valid, where *x* equals the CAS latency minus one. This is shown in Figure 22. for each possible CAS latency; data element *n* + 3 is the last desired data element of a longer burst.





Figure 21. Read to Precharge



Figure 21. Read to Precharge

Write Operation



Figure 22. Terminating a Read Burst



PRELIMINARY

# CYL008M162FFB



Figure 22. Terminating a Read Burst

WRITE bursts are initiated with a WRITE command, as shown in Figure 23. The starting column and bank addresses are provided with the WRITE command, and auto precharge is either enabled or disabled for that access. If auto precharge is enabled, the row being accessed is precharged at the completion of the burst. During WRITE bursts, the first valid data-in element will be registered coincident with the WRITE command. Subsequent data elements will be registered on each successive positive clock edge. Upon completion of a fixed-length burst, assuming no other commands have been initiated, the DQs will remain High-Z and any additional input data will be ignored (see Figure 24.). A fullpage burst will continue until terminated. (wrap around at the end of the page) An example is shown in Figure 25. Data n + 1 is either the last of a burst of two or the last desired of a longer burst. A WRITE command can be initiated on any clock cycle following a previous WRITE command. Full-speed random write accesses within a page can be performed to the same bank, as shown in Figure 26. or each subsequent WRITE may be performed to a different bank.





Figure 23. Write Command



Figure 24. Write Burst - Burst length of 2



Figure 25. Write to Write - Transition from a burst of 2 to a single write

Data for a fixed-length WRITE burst a full-page WRITE bursmay be followed by, or truncated with, a PRECHARGE command to the same bank.The PRECHARGE command should be issued  $t_{WR}$  after the clock edge at which the last desired input data element is registered. The auto precharge mode requires a  $t_{WR}$  of atleast one clock plus time, regardless of frequency. In addition, when truncating a WRITE burst, the

U(L)DQM signal must be used to mask input data for the clock edge prior to, and the clock edge coincident with, the PRECHARGE command. An example is shown in Figure 28. Data n + 1 is either the last of a burst of two or the last desired of a longer burst. Following the PRECHARGE command, a subsequent command to the same bank cannot be issued until



 $t_{RP}$  is met. An example is shown in Figure 27.. Data n + 1 is either the last of a burst of two or the last desired of a longer burst.



Figure 26. Random Write Cycles



Figure 27. Write to Read Burst of 2 Write and Read(CAS Latency =2)



# PRELIMINARY

# CYL008M162FFB



### Figure 28. Write to Precharge



### Figure 29. Terminating a Write Burst

Fixed-length or full-page WRITE bursts can be truncated with the BURST TERMINATE command. When truncating a WRITE burst, the input data applied coincident with the BURST TERMINATE command will be ignored. The last data written (provided that U(L)DQM is LOW at that time) will be the input data applied one clock previous to the BURST TERMINATE command. This is shown in Figure 29., where data n is the last desired data element of a longer burst.





# PRECHARGE

The PRECHARGE command (see Figure 30.) is used to deactivate the open row in a particular bank or the open row in all banks. The bank(s) will be available for a subsequent row access some specified time ( $t_{RP}$ ) after the PRECHARGE command is issued. Input A10 determines whether one or all banks are to be precharged, and in the case where only one bank is to be precharged, inputs BA0, BA1 select the bank. When all banks are to be precharged, inputs BA0, BA1 select the bank. When all banks are to be precharged, inputs BA0, BA1 select the bank. The treated as "Don't Care." Once a bank has been precharged, it is in the idle state and must be activated prior to any READ or WRITE commands being issued to that bank.

### POWER-DOWN

Power-down occurs if CKE is registered LOW coincident with a NOP or COMMAND INHIBIT when no accesses are in progress. If power-down occurs when all banks are idle, this mode is referred to as precharge power-down; if power-down occurs when there is a row active in any bank, this mode is referred to as active power-down. Entering power-down deactivates the input and output buffers, excluding CKE, for maximum power savings while in standby. The device may not remain in the power-down state longer than the refresh period (64ms) since no refresh operations are performed in this mode. The power-down state is exited by registering a NOP or COMMAND INHIBIT and CKE HIGH at the desiredclock edge (meeting  $t_{CKS}$ ). See Figure 31.



Figure 30. Precharge Command





Figure 31. Power Down

# CLOCK SUSPEND

The clock suspend mode occurs when a column access/ burst is in progress and CKE is registered LOW. In the clock suspend mode, the internal clock is deactivated, "freezing" the synchronous logic. For each positive clock edge on which CKE is sampled LOW, the next internal positive clock edge is suspended. Any command or data present on the input pins at the time of a suspended internal clock edge is ignored; any

data present on the DQ pins remains driven; and burstcounters are not incremented, as long as the clock is suspended. (See examples in Figure 32. and Figure 33.) Clock suspend mode is exited by registering CKE HIGH; the internal clock and related operation will resume on the subsequent positive clock edge.

## **BURST READ/SINGLE WRITE**

In this mode, all WRITE commands result in the access of a single column location (burst of one), regardless of the programmed burst length. The burst read/single write mode is entered by programming the write burst mode bit (M9) in the



mode register to a logic 1. READ commands access columns according to the programmed burst length and sequence.



Figure 32. Clock Suspend During Write Burst





Figure 33. Clock Suspend During Read Burst - Burst of 4 (CAS latency =2)

### Concurrent Auto Precharge

If an access command with Auto Precharge is being executed; an access command (either a Read or Write) is not allowed by SDRAM's. If this feature is allowed then the SDRAM supports Concurrent Auto Precharge. Cypress SDRAMs support Concurrent Auto Precharge.

Four cases where Concurrent Auto Precharge occurs are defined below.

### **Read With Auto Precharge**

1. Interrupted by a Read(with or without auto precharge): A read to bank m will interrupt a Read on bank n,CAS latency later. The precharge to bank n will begin when the Read to bank m is registered. (Figure 34.)

2. Interrupted by a Write(with or without auto precharge): A Write to bank m will interrupt a Read on bank n when regis-

tered. U(L)DQM should be used two clocks prior to the Write command to prevent bus contention. The Precharge to bank n will begin when the write to bank m is registered. (Figure 35.)

### Write with Auto Precharge

3. Interrupted by a Read(with or without auto precharge): A Read to bank m will interrupt a Write on bank n when registered , with the data-out appearing CAS latency later. The Precharge to bank n will begin after  $t_{WR}$  is met, where  $t_{WR}$  begins when the Read to bank m is registered. The last valid Write to bank n will be data-in registered one clock prior to the Read to bank m.(Figure 36.)

4. Interrupted by a Write ( with or without auto Precharge): A Write to bank m will interrupt a Write on bank n when registered. The Precharge to bank n will begin after  $t_{WR}$  is met ,where  $t_{WR}$  begins when the Write to bank m is registered. The latest valid data Write to bank n will be data registered one clock prior to a Write to bank m.( Figure 37.)







Figure 34. Read with Auto Precharge Interrupted by a Read(CAS Latency =3)



Figure 35. Read With Auto Precharge Interrupted by a Write(Read CAS Latency =3)

Document #: 38-05448 Rev. \*\*







Figure 36. Write with Auto Precharge Interrupted by a Read(CAS Latency =3)



Figure 37. Write with Auto Precharge Interrupted by a Write



**Read/Write Operation.** 



Note:

81. Minimum row cycle times is required to complete internal DRAM operation.

82. Row precharge can interrupt burst on any cycle. [CAS Latency -1] number of valid output data is available after Row precharge. Last valid output will be Hi-Z(t  $_{SHZ}$  after the clock. 83. Access time from Row active command. tcc \*(t<sub>RCD</sub> + CAS latency - 1) + t<sub>SAC</sub> 84. Out put will be Hi-Z after the end of burst. (1,2,3,8 & Full page bit burst)

### Figure 38. Read & Write Cycle at Same Bank @Burst Length=4, tDPL=1CLK (100mhz)



# CYL008M162FFB



Figure 39. Read & Write Cycle at Same Bank @Burst Length=4, tDPL=2CLK (100MHz)



PRELIMINARY

# CYL008M162FFB



Figure 40. Page Read & Write Cycle at Same Bank @ Burst Length=4, tDPL=2CLK

## **Deep Power Down**

The LPSDRAM has an extremely low power mode called Deep Power Down. In this mode the device does not refresh

internal data and data integrity is not guaranteed. Figure 41.shows the entry to this mode. Exit from this mode is similar to a power up sequence as shown in Figure 1.





Figure 41. Deep Power Down Entry

# **Ordering Information**

Speed (Mhz)	Ordering Code	Package Name	Package Type	Operating Range
100MHz	CYL008M162FFBU-1ABAI	BV54B	54 VFBGA (8 x 8 x 1.0 MM)	Industrial



PRELIMINARY

Package Diagrams

54 VFBGA (8 x 8 x 1.0 MM)-045 MM Ball Dia. BV54B







REFERENCE JEDEC MO-207

51-85197-\*\*

MoBL4 is a part of the low-power SRAM family and continues the Cypress tradition of providing low-power solutions to the wireless market. MoBL is a registered trademark, and MoBL4 and More Battery Life are trademarks, of Cypress Semiconductor Corporation. All product and company names mentioned in this document are the trademarks of their respective holders.



# **Document History Page**

Document Title : 128-Mbit (8-Mbit x 16) Low-Power MoBL4™ SDRAM Document # 38-05448							
REV.	ECN NO.	ISSUE DATE	ORIG. OF CHANGE	DESCRIPTION OF CHANGE			
**	223921	See ECN	HRT	New Data Sheet			

© Cypress Semiconductor Corporation, 2004. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.