

## The RF MOSFET Line

# RF Power Field Effect Transistors


## N-Channel Enhancement-Mode Lateral MOSFETs

Designed for PCN and PCS base station applications with frequencies up to 1.9 to 2.0 GHz. Suitable for TDMA, CDMA and multicarrier amplifier applications.


- Typical 2-Carrier N-CDMA Performance for  $V_{DD} = 28$  Volts,  $I_{DQ} = 1000$  mA,  $f_1 = 1958.75$  MHz,  $f_2 = 1961.25$  MHz IS-95 CDMA (Pilot, Sync, Paging, Traffic Codes 8 Through 13) 1.2288 MHz Channel Bandwidth Carrier. Adjacent Channels Measured over a 30 kHz Bandwidth at  $f_1 - 885$  kHz and  $f_2 + 885$  kHz. Distortion Products Measured over 1.2288 MHz Bandwidth at  $f_1 - 2.5$  MHz and  $f_2 + 2.5$  MHz. Peak/Avg. = 9.8 dB @ 0.01% Probability on CCDF.
- Output Power — 22 Watts Avg.
- Power Gain — 13.9 dB
- Efficiency — 25.5%
- ACPR — -50.7 dB
- IM3 — -36.5 dBc
- Internally Matched, Controlled Q, for Ease of Use
- High Gain, High Efficiency and High Linearity
- Integrated ESD Protection
- Designed for Maximum Gain and Insertion Phase Flatness
- Capable of Handling 10:1 VSWR, @ 28 Vdc, 1960 MHz, 100 Watts CW Output Power
- Excellent Thermal Stability
- Characterized with Series Equivalent Large-Signal Impedance Parameters
- Qualified Up to a Maximum of 32  $V_{DD}$  Operation
- In Tape and Reel. R3 Suffix = 250 Units per 56 mm, 13 Inch Reel.
- Low Gold Plating Thickness on Leads. L Suffix Indicates 40 $\mu$ " Nominal.

**MRF5S19100LR3**  
**MRF5S19100LSR3**

**1990 MHz, 22 W AVG, 2 x N-CDMA**  
**28 V LATERAL N-CHANNEL**  
**RF POWER MOSFETs**



**CASE 465-06, STYLE 1**  
 NI-780  
 MRF5S19100LR3



**CASE 465A-06, STYLE 1**  
 NI-780S  
 MRF5S19100LSR3

## MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-Source Voltage	$V_{DSS}$	65	Vdc
Gate-Source Voltage	$V_{GS}$	-0.5, +15	Vdc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	236 1.35	Watts $^\circ\text{C}$
Storage Temperature Range	$T_{stg}$	-65 to +150	$^\circ\text{C}$
Operating Junction Temperature	$T_J$	200	$^\circ\text{C}$

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case Case Temperature 75 $^\circ\text{C}$ , 100 W CW Case Temperature 70 $^\circ\text{C}$ , 22 W CW	$R_{\theta JC}$	0.74 0.76	$^\circ\text{C}/\text{W}$

NOTE – **CAUTION** – MOS devices are susceptible to damage from electrostatic charge. Reasonable precautions in handling and packaging MOS devices should be observed.

# Freescale Semiconductor, Inc.

## ESD PROTECTION CHARACTERISTICS

Test Conditions	Class
Human Body Model	2 (Minimum)
Machine Model	M3 (Minimum)
Charge Device Model	C7 (Minimum)

## ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Zero Gate Voltage Drain Leakage Current ( $V_{DS} = 65 \text{ Vdc}$ , $V_{GS} = 0 \text{ Vdc}$ )	$I_{DSS}$	—	—	10	$\mu\text{Adc}$
Zero Gate Voltage Drain Leakage Current ( $V_{DS} = 28 \text{ Vdc}$ , $V_{GS} = 0 \text{ Vdc}$ )	$I_{DSS}$	—	—	1	$\mu\text{Adc}$
Gate-Source Leakage Current ( $V_{GS} = 5 \text{ Vdc}$ , $V_{DS} = 0 \text{ Vdc}$ )	$I_{GSS}$	—	—	1	$\mu\text{Adc}$

### ON CHARACTERISTICS (DC)

Gate Threshold Voltage ( $V_{DS} = 10 \text{ Vdc}$ , $I_D = 240 \mu\text{Adc}$ )	$V_{GS(\text{th})}$	—	2.7	—	$\text{Vdc}$
Gate Quiescent Voltage ( $V_{DS} = 28 \text{ Vdc}$ , $I_D = 1000 \text{ mA}$ )	$V_{GS(Q)}$	—	3.7	—	$\text{Vdc}$
Drain-Source On-Voltage ( $V_{GS} = 10 \text{ Vdc}$ , $I_D = 2.4 \text{ Adc}$ )	$V_{DS(\text{on})}$	—	0.26	—	$\text{Vdc}$
Forward Transconductance ( $V_{DS} = 10 \text{ Vdc}$ , $I_D = 2.4 \text{ Adc}$ )	$g_{fs}$	—	6.3	—	S

### DYNAMIC CHARACTERISTICS


Reverse Transfer Capacitance (1) ( $V_{DS} = 28 \text{ Vdc}$ , $V_{GS} = 0$ , $f = 1.0 \text{ MHz}$ )	$C_{rss}$	—	2.2	—	pF
--	-----------	---	-----	---	----

**FUNCTIONAL TESTS** (In Motorola Test Fixture, 50 ohm system) 2-Carrier N-CDMA, 1.2288 MHz Channel Bandwidth Carriers. ACPR measured in 30 kHz Bandwidth and IM3 measured in 1.2288 MHz Bandwidth. Peak/Avg. Ratio = 9.8 dB @ 0.01% Probability on CCDF.

Power Gain ( $V_{DD} = 28 \text{ Vdc}$ , $P_{out} = 22 \text{ W Avg.}$ , $I_{DQ} = 1000 \text{ mA}$ , $f_1 = 1930 \text{ MHz}$ , $f_2 = 1932.5 \text{ MHz}$ and $f_1 = 1987.5 \text{ MHz}$ , $f_2 = 1990 \text{ MHz}$ )	Gps	12.5	13.9	—	dB
Drain Efficiency ( $V_{DD} = 28 \text{ Vdc}$ , $P_{out} = 22 \text{ W Avg.}$ , $I_{DQ} = 1000 \text{ mA}$ , $f_1 = 1930 \text{ MHz}$ , $f_2 = 1932.5 \text{ MHz}$ and $f_1 = 1987.5 \text{ MHz}$ , $f_2 = 1990 \text{ MHz}$ )	$\eta$	24	25.5	—	%
Third Order Intermodulation Distortion ( $V_{DD} = 28 \text{ Vdc}$ , $P_{out} = 22 \text{ W Avg.}$ , $I_{DQ} = 1000 \text{ mA}$ , $f_1 = 1930 \text{ MHz}$ , $f_2 = 1932.5 \text{ MHz}$ and $f_1 = 1987.5 \text{ MHz}$ , $f_2 = 1990 \text{ MHz}$ ); IM3 measured over 1.2288 MHz bandwidth @ $f_1 = 2.5 \text{ MHz}$ and $f_2 = +2.5 \text{ MHz}$ )	IM3	—	-36.5	-35	dBc
Adjacent Channel Power Ratio ( $V_{DD} = 28 \text{ Vdc}$ , $P_{out} = 22 \text{ W Avg.}$ , $I_{DQ} = 1000 \text{ mA}$ , $f_1 = 1930 \text{ MHz}$ , $f_2 = 1932.5 \text{ MHz}$ and $f_1 = 1987.5 \text{ MHz}$ , $f_2 = 1990 \text{ MHz}$ ); ACPR measured over 30 kHz bandwidth @ $f_1 = 885 \text{ MHz}$ and $f_2 = +885 \text{ MHz}$ )	ACPR	—	-50.7	-48	dBc
Input Return Loss ( $V_{DD} = 28 \text{ Vdc}$ , $P_{out} = 22 \text{ W Avg.}$ , $I_{DQ} = 1000 \text{ mA}$ , $f_1 = 1930 \text{ MHz}$ , $f_2 = 1932.5 \text{ MHz}$ and $f_1 = 1987.5 \text{ MHz}$ , $f_2 = 1990 \text{ MHz}$ )	IRL	—	-13	-9	dB

(1) Part is internally matched both on input and output.

# Freescale Semiconductor, Inc.




Z1, Z3	0.140" x 0.080" Microstrip	Z9	0.590" x 0.071" Microstrip
Z2	0.450" x 0.080" Microstrip	Z10	0.450" x 1.133" Microstrip
Z4	0.525" x 0.080" Microstrip	Z11	0.450" x 0.141" Microstrip
Z5	0.636" x 0.141" Microstrip	Z12	0.490" x 0.080" Microstrip
Z6	0.650" x 0.050" Microstrip	Z13	0.085" x 0.080" Microstrip
Z7	0.320" x 1.299" Microstrip	Z14	1.124" x 0.080" Microstrip
Z8	0.091" x 1.133" Microstrip	PCB	Arlon GX-0300-55-22, 0.030", $\epsilon_r = 2.55$

Figure 1. MRF5S19100LR3(LSR3) Test Circuit Schematic

Table 1. MRF5S19100LR3(LSR3) Test Circuit Component Designations and Values

Part	Description	Value, P/N or DWG	Manufacturer
B1	Short RF Bead	95F786	Newark
C1	22 pF Chip Capacitor, B Case	100B220CP 500X	ATC
C2	10 pF Chip Capacitor, B Case	100B100CP 500X	ATC
C3	1 $\mu$ F, 50 V Tantalum Capacitor	T494C105(1)050AS	Kemet
C4, C12	0.1 $\mu$ F Chip Capacitors, B Case	CDR33BX104AKWS	Kemet
C5, C11	1K pF Chip Capacitors, B Case	100B102JP 500X	ATC
C6	2.7 pF Chip Capacitor, B Case	100B2R7BP 500X	ATC
C7	4.3 pF Chip Capacitor, B Case	100B4R3JP 500X	ATC
C8	10 $\mu$ F, 35 V Tantalum Capacitor	T494D106(1)035AS	Kemet
C9, C10, C13, C14	22 $\mu$ F, 35 V Tantalum Capacitors	T494X226(1)035AS	Kemet
C15	0.6 – 4.5 Gigatrim Variable Capacitor	44F3358	Newark
C16	2.2 pF Chip Capacitor, B Case	100B2R2BP 500X	ATC
C17*	0.3 pF Chip Capacitor, B Case	100B0R3BP 500X	ATC
R1	1 k $\Omega$ Chip Resistor	D5534M07B1K00R	Newark
R2	560 k $\Omega$ Chip Resistor	CR1206 564JT	Newark
R3, R4	12 $\Omega$ Chip Resistors	RM73B2B120JT	Garrett Electronics
W1	1 turn 14 gauge wire		

\* Need for part will vary from fixture to fixture.



**Figure 2. MRF5S19100LR3(LSR3) Test Circuit Component Layout**

# Freescale Semiconductor, Inc.

## TYPICAL CHARACTERISTICS




Figure 3. 2-Carrier N-CDMA Broadband Performance




Figure 4. Two-Tone Power Gain versus Output Power




Figure 5. Third Order Intermodulation Distortion versus Output Power




Figure 6. Intermodulation Distortion Products versus Tone Spacing






Figure 7. Pulse CW Output Power versus Input Power

# Freescale Semiconductor, Inc.


## TYPICAL CHARACTERISTICS



**Figure 8. 2-Carrier N-CDMA ACPR, IM3, Power Gain and Drain Efficiency versus Output Power**




**Figure 9. 2-Carrier N-CDMA Spectrum**



This above graph displays calculated MTBF in hours x ampere<sup>2</sup> drain current. Life tests at elevated temperatures have correlated to better than  $\pm 10\%$  of the theoretical prediction for metal failure. Divide MTBF factor by  $I_D^2$  for MTBF in a particular application.

**Figure 10. MTBF Factor versus Junction Temperature**

# Freescale Semiconductor, Inc.



$V_{DD} = 28 \text{ V}$ ,  $I_{DQ} = 1000 \text{ mA}$ ,  $P_{\text{out}} = 22 \text{ W Avg.}$

$f$ MHz	$Z_{\text{source}}$ $\Omega$	$Z_{\text{load}}$ $\Omega$
1930	$4.45 - j5.32$	$1.98 - j2.58$
1960	$4.53 - j5.40$	$1.83 - j2.55$
1990	$5.12 - j5.45$	$1.60 - j2.15$

$Z_{\text{source}}$  = Test circuit impedance as measured from gate to ground.

$Z_{\text{load}}$  = Test circuit impedance as measured from drain to ground.




Figure 11. Series Equivalent Input and Output Impedance


**NOTES**

**NOTES**

**NOTES**

# Freescale Semiconductor, Inc.


## PACKAGE DIMENSIONS



NOTES:  
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M-1994.  
 2. CONTROLLING DIMENSION: INCH.  
 3. DELETED  
 4. DIMENSION H IS MEASURED 0.030 (0.762) AWAY FROM PACKAGE BODY.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	1.335	1.345	33.91	34.16
B	0.380	0.390	9.65	9.91
C	0.125	0.170	3.18	4.32
D	0.495	0.505	12.57	12.83
E	0.035	0.045	0.89	1.14
F	0.003	0.006	0.08	0.15
G	1.100	BSC	27.94	BSC
H	0.057	0.067	1.45	1.70
K	0.170	0.210	4.32	5.33
M	0.774	0.786	19.66	19.96
N	0.772	0.788	19.60	20.00
Q	0.118	0.138	0.300	0.351
R	0.365	0.375	9.27	9.53
S	0.365	0.375	9.27	9.52
aaa	0.005	REF	0.127	REF
bbb	0.010	REF	0.254	REF
ccc	0.015	REF	0.381	REF

STYLE 1:  
 PIN 1. DRAIN  
 2. GATE  
 3. SOURCE



NOTES:  
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M-1994.  
 2. CONTROLLING DIMENSION: INCH.  
 3. DELETED  
 4. DIMENSION H IS MEASURED 0.030 (0.762) AWAY FROM PACKAGE BODY.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.805	0.815	20.45	20.70
B	0.380	0.390	9.65	9.91
C	0.125	0.170	3.18	4.32
D	0.495	0.505	12.57	12.83
E	0.035	0.045	0.89	1.14
F	0.003	0.006	0.08	0.15
H	0.057	0.067	1.45	1.70
K	0.170	0.210	4.32	5.33
M	0.774	0.786	19.61	20.02
N	0.772	0.788	19.61	20.02
R	0.365	0.375	9.27	9.53
S	0.365	0.375	9.27	9.52
U	---	0.040	---	1.02
Z	---	0.030	---	0.76
aaa	0.005	REF	0.127	REF
bbb	0.010	REF	0.254	REF
ccc	0.015	REF	0.381	REF

STYLE 1:  
 PIN 1. DRAIN  
 2. GATE  
 5. SOURCE

Information in this document is provided solely to enable system and software implementers to use Motorola products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part.

MOTOROLA and the Stylized M Logo are registered in the US Patent and Trademark Office. All other product or service names are the property of their respective owners. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

© Motorola Inc. 2003

### HOW TO REACH US:

**USA/EUROPE/LOCATIONS NOT LISTED:**  
Motorola Literature Distribution  
P.O. Box 5405, Denver, Colorado 80217  
1-800-521-6274 or 480-768-2130

**JAPAN:** Motorola Japan Ltd.; SPS, Technical Information Center,  
3-20-1, Minami-Azabu, Minato-ku, Tokyo 106-8573, Japan  
81-3-3440-3569

**ASIA/PACIFIC:** Motorola Semiconductors H.K. Ltd.; Silicon Harbour Centre,  
2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong  
852-26668334

**HOME PAGE:** <http://motorola.com/semiconductors>



◊ **For More Information On This Product,  
Go to: [www.freescale.com](http://www.freescale.com)**

MRF5S19100L/D