	-		7.2					R	EVISI	ONS										
LTR					D	ESCR	IPTIOI			<u></u>			DA	TE (Y	R-MO-D	(A)		APPR	OVED)
Α	Char	nges in	acco	rdance	with	NOR 5	5962-R	R167-9	6.			96-07-01				M. A. Frye				
В		nges in												·11-19			M. A. Frye			
С		device								rce of	lagus	v for		03-26				Monnii		
	devid	e type	03. l	Jpdate	e boile	rplate.	Edito	rial ch	anges	throu	ghout.	. I								
REV	С	С	С	С	С	С	С	С	С	С	С	С	С	С						1
SHEET	35	36	37	38	39	40	41	42	43	44	45	46	47	48						
REV	С	С	С	С	С	С	С	С	С	С	С	С	С	С	С	С	С	С	С	С
SHEET	15	16	17	18	19	20	21	22	23	24	25	26	27	28	.29	30	31	32	33	34
REV STATU				RE	/		С	С	С	С	С	С	С	С	С	С	С	С	С	С
OF SHEETS				SH	EET		1	2	3	4	5	6	7	8	9	10	11	12	13	14
PMIC N/A				PRE	PARE	BY Jeff Bo	wling				1	DEFEI				NTER		MBUS	3	
STAI	CIR	CUI	Т	CHE	CKED	BY Jeff Bo	wling				•									
THIS DRAWII FOR U	DRAWING THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS			APP	ROVE		el A. Fr	ye		MIC MU	ROC	IRCUI DRT V	IT, MI IDEC	EMOF RAM	RY, DI I, MO	IGITA NOLI	L, CN THIC	IOS, 2 SILIC	256K : ON	X 16
AND AGEI DEPARTMEI	NCIES (OF TH		DRA	WING		DVAL E 05-12	DATE		SIZE	_			E CODE 50			962-94549			
AMEC	AMSC N/A REVISION LEVE				LEVEL					4	6	726	8		•	- -	— • • •			

DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

5962-E088-97

9004708 0028227 640 🖿


SHEET

OF

48

1. SCOPE

- 1.1 <u>Scope</u>. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.
 - 1.2 PIN. The PIN is as shown in the following example:



- 1.2.1 <u>RHA designator</u>. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
 - 1.2.2 <u>Device types</u>. The device types identify the circuit function as follows:

Device type	Generic number 1/	Circuit function	Access time
01	55161	256K x 16-bit multiport video RAM	80 ns
02	55161	256K x 16-bit multiport video RAM	70 ns
03	55161	256K x 16-bit multiport video RAM	75 ns

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as follows:

Device class

Device requirements documentation

М

Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535,

appendix A

Q or V

Certification and qualification to MIL-PRF-38535

1.2.4 Case outlines. The case outlines are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
X	CMGA1-68	68	Pin grid array
Y	See figure 1	64	Flatpack with tie bar

- 1.2.5 <u>Lead finish</u>. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.
- 1/ Generic numbers are listed on the Standard Microcircuit Drawing Source Approval Bulletin at the end of this document and will also be listed in QML-38535 (see 6.6.1 herein).

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 42316-5000

SIZE A		5962-94549
	REVISION LEVEL C	SHEET 2

DSCC FORM 2234 APR 97

9004708 0028228 587 📰

1.3 Absolute maximum ratings. 2/3/ -1.0 V dc to +7.0 V dc Input voltage range -1.0 V dc to +7.0 V dc DC short circuit output current 50 mA -65°C to +150°C Maximum power dissipation (P_D) 1.1 W Lead temperature (soldering, 10 seconds) +260°C Thermal resistance, junction-to-case (θ_{JC}): Case X See MIL-STD-1835 Case Y 15°C/W +175°C 1.4 <u>Recommended operating conditions</u>. 4.5 V dc to 5.5 V dc 0 V 2.4 V dc minimum to 6.5 V dc maximum Input low voltage (V_{IL}) -1 V dc minimum to 0.8 V dc maximum -55°C to +125°C 1.5 Digital logic testing for device classes Q and V. Fault coverage measurement of manufacturing logic tests (MIL-STD-883, test method 5012) 4/ percent 2. APPLICABLE DOCUMENTS 2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those listed in the issue of the Department of Defense Index of Specifications and Standards (DoDISS) and supplement thereto, cited in the solicitation. **SPECIFICATION MILITARY** MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for. **STANDARDS MILITARY** MIL-STD-883 - Test Methods and Procedures for Microelectronics. MIL-STD-973 - Configuration Management. MIL-STD-1835 - Microcircuit Case Outlines. **HANDBOOKS MILITARY** MIL-HDBK-103 - List of Standard Microcircuit Drawings (SMD's). MIL-HDBK-780 - Standard Microcircuit Drawings. (Unless otherwise indicated, copies of the specification, standards, and handbooks are available from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.) Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability. All voltage values in this specification are with respect to VSS. Values will be added when they become available. SIZE **STANDARD** 5962-94549 Α MICROCIRCUIT DRAWING **DEFENSE SUPPLY CENTER COLUMBUS REVISION LEVEL** SHEET **COLUMBUS, OHIO 42316-5000** 3

DSCC FORM 2234 APR 97

= 9004708 0028229 413 **=**

2.2 <u>Non-Government publications</u>. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of the documents which are DoD adopted are those listed in the issue of the DoDISS cited in the solicitation. Unless otherwise specified, the issues of documents not listed in the DoDISS are the issues of the documents cited in the solicitation.

AMERICAN SOCIETY FOR TESTING AND MATERIALS (ASTM)

ASTM Standard F1192-88 - Standard Guide for the Measurement of Single Event Phenomena from Heavy Ion Irradiation of Semiconductor Devices.

(Applications for copies of ASTM publications should be addressed to the American Society for Testing and Materials, 1916 Race Street, Philadelphia, PA 19103.)

ELECTRONICS INDUSTRIES ASSOCIATION (EIA)

JEDEC Standard No. 17 - A Standardized Test Procedure for the Characterization of Latch-up in CMOS Integrated Circuits.

(Applications for copies should be addressed to the Electronics Industries Association, 2500 Wilson Boulevard, Arlington, VA 22201.)

(Non-Government standards and other publications are normally available from the organizations that prepare or distribute the documents. These documents also may be available in or through libraries or other informational services.)

2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.
 - 3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.4 herein and figure 1.
 - 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 2.
 - 3.2.3 <u>Truth table</u>. The truth table shall be as specified on figure 3.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table I.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-HDBK-103. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.
- 3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94549
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 42316-5000		C	4

DSCC FORM 2234 APR 97

= 9004708 0028230 135 **=**

- 3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change for device class M.</u> For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-973.
- 3.9 <u>Verification and review for device class M</u>. For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 41 (see MIL-PRF-38535, appendix A).

4. QUALITY ASSURANCE PROVISIONS

- 4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.
- 4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.
 - 4.2.1 Additional criteria for device class M.
 - a. Delete the sequence specified as initial (preburn-in) electrical parameters through interim (postburn-in) electrical parameters of method 5004 and substitute lines 1 through 6 of table IIA herein.
 - b. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
 - (1) Dynamic burn-in (method 1015 of MIL-STD-883, test condition D; for circuit, see 4.2.1b herein).
 - c. Interim and final electrical parameters shall be as specified in table IIA herein.
 - 4.2.2 Additional criteria for device classes Q and V.
 - a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
 - b. Interim and final electrical test parameters shall be as specified in table IIA herein.
 - c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94549
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 42316-5000		C	5

DSCC FORM 2234 APR 97

= 4004708 0028231 071 **=**

TABLE I. <u>Electrical performance characteristics</u>.

Test	Symbol	-55° C ≤ T	tions <u>1</u> / C ≤ +125°C	Group A	Device	Lim	nit	Unit
			CC ≤ 5.5 V wise specified	subgroups	type	Min	Max]
Input leakage current	l _{LI}	0.0 V ≤ V _{IN} ≤ 5 pins at 0 V to V V _{CC} = 5.5 V	.8 V, All other CC [,]	1,2,3	All	-10	. +10	μA
Output leakage current <u>2</u> /	lLO	OE ≥ V _{IH} , 0.0 ≤ V _{CC} = 5.5 V	VOUT ≤ VCC	1,2,3	All	-10	+10	μΑ
Output high voltage	Voн	I _{OH} = -1 mA		1,2,3	All	2.4		٧
Output low voltage	v_{OL}	$I_{OL} = 2 \text{ mA}$		1,2,3	All		0.4	V.
perating supply current 4/	l _{CC1}	<u>3</u> /	SAM port	1,2,3	01		160	mΑ
			standby		02,03		165	
	I _{CC1A}	t _{c(SC)} = Min	SAM port		01		195	
			active		02,03		210	
Standby supply current	I _{CC2}	All clocks = V _{CC}	SAM port standby	1,2,3	All		12	mA
	I _{CC2A}	t _{c(SC)} = Min	SAM port		01		65	4
			active		02,03		70	
RAS-only refresh supply current	I _{CC3}	<u>3</u> /	SAM port	1,2,3	01		160	mΑ
			standby		02,03		165	
	I _{CC3A}	t _{c(SC)} = Min	SAM port		01		195	
			active		02,03		215	
Page-mode supply current 4/	lcc4	t _{c(P)} = Min 5/	SAM port	1,2,3	01		95	mΑ
			standby	_	02,03		100	
	ICC4A	t _{c(SC)} = Min	SAM port		01		130	
		<u> </u>	active		02,03		145	
CAS-before-RAS supply current	¹ CC5	<u>3</u> /	SAM port	1,2,3	01		160	mΑ
			standby		02,03		165]
	ICC5A	t _{c(SC)} = Min	SAM port active		01		195]
		3/	active		02,03		210	

See footnotes at end of table.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 42316-5000

SIZE

A

SP62-94549

REVISION LEVEL
C

SHEET
6

DSCC FORM 2234 APR 97

9004708 0028232 TD8 📟

TABLE I. <u>Electrical performance characteristics</u> - continued.

Test	Symbol/	-55°C ≤ T	ions <u>1</u> / C ≤ +125°C	Group A	Device	Lim	nit	Unit
	altern. symbol	4.5 V ≤ V ₀ unless other	CC ≤ 5.5 V wise specified	subgroups	type	Min	Max	
Data-transfer supply current	I _{CC6}	<u>3</u> /	SAM port	1,2,3	01		170	mΑ
			standby		02,03		180	
	I _{CC6A}	t _{c(SC)} = Min	SAM port		01		200	
	,		1		02,03		225	
Input capacitance 6/	CIN	f = 1.0 MHz, T _A see 4.4.1e	= +25°C,	4	All		10	pF
Output capacitance, SQ and DQ <u>6</u> /	C _{OUT1}	f = 1.0 MHz, T _A see 4.4.1e	= +25°C,	4	All		15	pF
Output capacitance, QSF 6/	C _{OUT2}	f = 1.0 MHz, T _A see 4.4.1e	= +25°C,	4	All		12	pF
Functional tests		See 4.4.1c		7,8A,8B	All			
Access time from CAS	t _{a(C)} t _{CAC}	t _d (RLCL) = Max	k, See figure 4	9,10,11	All		20	ns
Access time from column	t _{a(CA)}	t _{d(RLCL)} = Max See figure 4	(9,10,11	01		40	ns
address	t _{AA}	See figure 4		ļ	02		35]
	^^				03		38	
Access time from CAS high	t _{a(CP)}	t _{d(RLCL)} = Max See figure 4	•	9,10,11	01		45	ns
	t _{CPA}	7/			02		40	
	OFA				03	<u> </u>	43	
Access time from RAS	^t a(R)	t _d (RLCL) = Max See figure 4	«	9,10,11	01		80	ns
	tRAC	7/			02		70	
					03		75	
Access time of DQ from TRG low	^t a(G) ^t OEA	See figure 4		9,10,11	All		20	ns
Access time of SQ from SC	t _{a(SQ)}	See figure 4		9,10,11	01		25	ns
high	t _{SCA}	C _L = 30 pF 7/			02		20	
-18 · 1 · · · · · · · · · · · · · · · · ·	304				03		23	
Access time of SQ from SE low	^t a(SE)	See figure 4		9,10,11	01		20	ns
	t _{SEA}	C _L = 30 pF Z/			02		15	
	JLA .	_			03		18	
Disable time, random output from CAS high 8/	^t dis(CH) ^t OFF	See figure 4, C 7/	L = 50 pF	9,10,11	All	0	20	ns
Disable time, random output from RAS high 8/	^t dis(RH)	See figure 4, C	L = 50 pF	9,10,11	All	0	20	ns

See footnotes at end of table.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 42316-5000

SIZE

A

5962-94549

REVISION LEVEL
C
7

DSCC FORM 2234 APR 97

■ 9004708 0028233 944 **■**

TABLE I. Electrical performance characteristics - continued. Conditions Test $\begin{array}{l} -55^{\circ}C \leq T_{C} \leq +125^{\circ}C \\ 4.5 \ V \leq V_{CC} \leq 5.5 \ V \end{array}$ Symbol/ Group A Device Limit Unit altern. subgroups type Min Max symbol unless otherwise specified Disable time, random output See figure 4, C_L = 50 pF 9,10,11 ΑII 0 20 lns dis(G) from TRG high OEZ Disable time, random output See figure 4, C_L = 50 pF 9,10,11 ΑII 0 25 ^tdis(WL) ns from WE low WEZ Disable time, serial output See figure 4 9,10,11 01 0 20 ns ^tdis(SE) $C_{L} = 30 \text{ pF}$ from SE high 02 0 15 ^tSEZ 03 0 18 Cycle time, read Timing measurements are 9,10,11 01 150 t_{c(RD)} ns referenced to VII_ max and 02 130 VIH min. ^tRC Sëë figure 4 03 140 Cycle time, write 9,10,11 01 150 t_{c(W)} ns 02 130 twc. 03 140 Cycle time, read-modify-write 9,10,11 01 200 ns ^tc(rdW) 02 175 ^tRMW 03 188 Cycle time, page-mode read, 9,10,11 01 50 t_{c(P)} ns write 02 45 t_{PC} 03 48 Cycle time, page-mode read-9,10,11 01 90 ns ^tc(RDWP) modify-write 02 85 ^tPRMW 03 88 Cycle time, transfer read 9,10,11 01 150 t_{c(TRD)} ns 02 130 t_{RC} 03 140 Cycle time, serial clock 9/ 9,10,11 01 30 ns ^tc(SC) 02 22 ^tscc 03 24 Pulse duration, CAS high 9,10,11 ΑII 10 ns w(CH) Pulse duration, CAS low 10/ 9,10,11 All 20 ns w(CL) 10 μs CAS Pulse duration, RAS high 9,10,11 01 60 ns w(RH) 02 50 t_{RP} 03 55 See footnotes at end of table. SIZE **STANDARD** 5962-94549 Α **MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS** REVISION LEVEL SHEET **COLUMBUS, OHIO 42316-5000**

DSCC FORM 2234 APR 97

■ 9004708 0028234 880 **■**

8

TABLE I. <u>Electrical performance characteristics</u> - continued.

Test	Symbol/	Conditions -55°C ≤ T _C ≤ +125°C	Group A	Device	Lim	nit	Unit
	altern. symbol	4.5 V ≤ V _{CC} ≤ 5.5 V unless otherwise specified	subgroups	type	Min	Max	
Pulse duration, RAS low 11/	^t w(RL)	Timing measurements are	9,10,11	01	80		ns
	t _{RAS}	referenced to V _{IL} max and V _{IL} min.		02	70		
	11/7/5	V _{IH} min. See figure 4		03	75		
				All		10	μs
Pulse duration, WE low	^t w(WL)		9,10,11	01	15		ns
	t _{WP}			02	10		
				03	13		
Pulse duration, TRG low	tw(TRG)		9,10,11	All	20		ns
Pulse duration, SC high	^t w(SCH)		9,10,11	01	10		ns
	^t sc	1		02	8		
Dulas duration, CO I	<u> </u>		0.40.44	03	9		
Pulse duration, SC low	^t w(SCL)		9,10,11	01	10		ns
	t _{SCP}			02	8		
Pulse duration, TRG high		1	0.10.11	03	9		
	^t w(GH) ^t TP		9,10,11	All	20		ns
Pulse duration, RAS low (page mode	^t w(RL)P		9,10,11	01	80		ns
	t _{RASP}			02	70		
				03	75		
0-4			2.15	All		100	-
Setup time, column address before CAS low	^t su(CA) ^t ASC		9,10,11	All	0		ns
Setup time, DSF before CAS low	^t su(SFC) ^t FSC		9,10,11	All	0		ns
Setup time, row address before RAS low	t _{su(RA)} t _{ASR}		9,10,11	All	0		ns
Setup time, WE before RAS low	t _{su(WMR)} t _{WSR}	·	9,10,11	All	0		ns
Setup time, DQ before RAS low	t _{su(DQR)}		9,10,11	All	0		ns
Setup time, TRG high before RAS low	^t su(TRG) ^t THS		9,10,11	All	0		ns
Setup time, DSF low before RAS low	t _{su(SFR)} t _{FSR}		9,10,11	All	0		ns
Setup time, data valid before CAS low	t _{su(DCL)}		9,10,11	All	0		ns
Setup time, data valid before WE low	t _{su(DWL)}		9,10,11	All	0		ns

See footnotes at end of table.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 42316-5000

SIZE
A

SP62-94549

REVISION LEVEL
C
SHEET
9

DSCC FORM 2234 APR 97

■ 9004708 0028235 717 ■

TABLE I. <u>Electrical performance characteristics</u> - continued.

Test	Symbol/	Conditions -55°C ≤ T _C ≤ +125°C	Group A	Device	Lin	nit	Unit
	altern. symbol	4.5 V ≤ V _{CC} ≤ 5.5 V unless otherwise specified	subgroups	type	Min	Max	
Setup time, read command, WE high before CAS low	t _{su(rd)} t _{RCS}	Timing measurements are referenced to V _{IL} max and	9,10,11	All	0		ns
Setup time, early write command, WE low before CAS low	t _{su(WCL)}	V _{IH} min. See figure 4	9,10,11	All	0		ns
Setup time, WE low before	^t WCS ^t su(WCH)		9,10,11	01	20		ns
CAS high, write				02	15		-
	t _{CWL}			03	18		1
Setup time, WE low before RAS high, write	^t su(WRH)		9,10,11	All	20		ns
Hold time, column address	t _{RWL}		9,10,11	01	15		ns
after CAS low	th(CLCA)	١	9,10,11	02	10		-
	^t CAH			03	13		1
Hold time, DSF after CAS low	th(SFC)		9,10,11	All	15		ns
	^t CFH						<u> </u>
Hold time, row address after RAS low	^t h(RA)		9,10,11	All	10		ns
Hold time, TRG after RAS low	th(TRG) tTHH		9,10,11	All	15		ns
Hold time, write mask after RAS low	^t h(RWM) ^t RWH		9,10,11	All	15		ns
Hold time, DQ after RAS low (write-mask operation)	^t h(RDQ) ^t MH		9,10,11	All	15		ns
Hold time, DSF after RAS low	^t h(SFR) ^t RFH		9,10,11	All	10		ns
Hold time, column address valid after RAS low 12/	^t h(RLCA)		9,10,11	01	35		ns
valid after RAS low <u>12</u> /	t _{AR}			02	30		1
	/			03	33		
Hold time, data valid after CAS low	^t h(CLD) ^t DH		9,10,11	All	15		ns
Hold time, data valid after RAS low 12/	^t h(RLD) ^t DHR		9,10,11	All	35		ns
Hold time, data valid after WE low	t _{h(WLD)}		9,10,11	All	15		ns
Hold time, read, WE high after CAS high 13/	^t h(CHrd) ^t RCH		9,10,11	All	0		ns

See footnotes at end of table.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 42316-5000

SIZE

A

SP62-94549

REVISION LEVEL
C
10

DSCC FORM 2234 APR 97

- 9004708 0028236 653 **-**

TABLE I. <u>Electrical performance characteristics</u> - continued.

Test	Symbol/	Conditions -55°C ≤ T _C ≤ +125°C	Group A	Device	Lim	nit	Unit
	altern. symbol	4.5 V ≤ V _{CC} ≤ 5.5 V unless otherwise specified	subgroups	type	Min	Max	
Hold time, read, WE high after RAS high 13/	t _{h(RHrd)} t _{RRH}	Timing measurements are referenced to V _{IL} max and	9,10,11	All	. 0		ns
Hold time, write, WE low after CAS low	t _{h(CLW)} tWCH	V _{IH} min. See figure 4	9,10,11	All	15		ns
Hold time, write, WE low after RAS low 12/	^t h(RLW) ^t WCR		9,10,11	All	35		ns
Hold time, TRG high after WE low 14/	t _{h(WLG)} t _{OEH}		9,10,11	Ali	10		ns
Hold time, SQ valid after SC high	t _{h(SHSQ)} t _{SOH}		9,10,11	All	2		ns
Hold time, DSF after RAS low	t _{h(RSF)}		9,10,11	All	35		ns
Hold time, output valid after CAS low	t _{h(CLQ)}		9,10,11	All	0		ns
Delay time, RAS low to CAS high	^t d(RLCH)		9,10,11	01	80		ns
ingii	t _{CSH}			02	70		Ì
Delay time, RAS low to CAS	+		9,10,11	03 01	75 15		ns
high 15/	t _d (RLCH)		9,10,11	02	10		1115
	^t CHR			03	13		
Delay time, CAS high to RAS low	td(CHRL)		9,10,11	All	0		ns
Delay time, CAS low to RAS high	^t d(CLRH) ^t RSH		9,10,11	All	20		ns
Delay time, CAS low to WE low	td(CLWL)		9,10,11	01	50		ns
<u>16</u> / <u>17</u> /	t _{CWD}			02	45		1
Dolov time DAS leve to CAS	<u> </u>		0.40.44	03	48	 	<u> </u>
Delay time, RAS low to CAS low 18/	td(RLCL)		9,10,11	01	20		ns
Dalas Nasa - aldas -	tRCD		0.40.44	02,03	20		₩
Delay time, column address valid to RAS high	^t d(CARH)		9,10,11	01	40 35	 	ns
	^t RAL			03	38	 	1
Delay time, column address	t _{d(CACH)}	†	9,10,11	01	40	 	ns
valid to CAS high	1 '			02	35	+	1
	t _{CAL}			03	38	1	1

See footnotes at end of table.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 42316-5000

SIZE

A

5962-94549

REVISION LEVEL
C
11

DSCC FORM 2234 APR 97

■ 9004708 0028237 59T **■**

TABLE I. <u>Electrical performance characteristics</u> - continued.

Test	Symbol/	Conditions -55° C ≤ T _C ≤ +125° C	Group A	Device	Lin	nit	Unit
	altern. symbol	4.5 V ≤ V _{CC} ≤ 5.5 V unless otherwise specified	subgroups	type	Min	Max	
Delay time, RAS low to WE low	t _{d(RLWL)}	Timing measurements are	9,10,11	01	105		ns
<u>16</u> /	t _{RWD}	referenced to V _{IL} max and V _{IH} min.		02	95	·	
	IXVD	See figure 4		03	100		
Delay time, column address valid to WE low 16/	td(CAWL)		9,10,11	01	65		ns
valid to vve low <u>10</u> /	t _{AWD}			02	60		
		,		03	63		
Delay time, CAS low to RAS low 15/	^t d(CLRL) ^t CSR		9,10,11	All	0		ns
Delay time, RAS high to CAS low 15/	^t d(RHCL) ^t RPC		9,10,11	All	0		ns
Delay time, CAS low to TRG high for DRAM read cycles	t _d (CLGH)		9,10,11	All	20		ns
Delay time, TRG high before data applied at DQ	t _d (GHD) tOED		9,10,11	All	15		ns
Delay time, RAS low to TRG	t _{d(RLTH)}		9,10,11	01	60		ns
high <u>19</u> /	t _{RTH}			02	55		ns
	KIR			03	58		
Delay time, RAS low to first	^t d(RLSH)		9,10,11	01	80		
SC high after TRG high 20/	^t RSD			02	70		
_	I KOD			03	75		1
Delay time, RAS low to column address valid	^t d(RLCA)		9,10,11	01	15	40	ns
	t _{RAD}			02,03	15	35	
Delay time, TRG low to RAS high	t _d (GLRH) t _{ROH}		9,10,11	All	20		ns
Delay time, CAS low to first	td(CLSH)		9,10,11	01	25		กร
SC high after TRG high 20/	t _{CSD}			02	20		
	CSD			03	23		
Delay time, SC high to TRG high 19/ 20/	t _{d(SCTR)} t _{TSL}		9,10,11	All	5		ns
Delay time, TRG high to RAS high 19/	t _{d(THRH)}		9,10,11	All	-10		ns
Delay time, TRG high to RAS	^t d(THRL)		9,10,11	01	60		ns
low <u>21</u> /	21/ t _{TRP}		02	50]	
	''''			03	55		

See footnotes at end of table.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 42316-5000

SIZE

A

SIZE

A

SHEET
C
12

DSCC FORM 2234 APR 97

9004708 0028238 426

TABLE I. Electrical performance characteristics - continued.

Test	Symbol/	Conditions -55° C ≤ T _C ≤ +125° C	Group A	Device	Lim	nit	Unit
	altern. symbol	4.5 V ≤ V _{CC} ≤ 5.5 V unless otherwise specified	subgroups	type	Min	Max	
Delay time, TRG high to SC	t _{d(THSC)}	Timing measurements are	9,10,11	01	20		ns
high <u>19</u> /	t _{TSD}	referenced to V _{IL} max and V _{IH} min.		02	15]
	130	See figure 4		03	18		1
Delay time, RAS high to last (most significant) rising edge of SC before boundary switch during split-register transfer read cycles	^t d(RHMS)		9,10,11	All	20		ns
Delay time, CAS low to TRG high in real-time transfer read cycles	t _{d(CLTH)} t _{CTH}		9,10,11	All	15		ns
Delay time, column address to	t _d (CASH)	1	9,10,11	01	30	 	ns
first SC in early-load transfer read cycles			5 , . <u>-</u> , .	02	25	 	''`
read cycles	^t ASD		1	03	28	 	-
Delay time, column address to TRG high in real-time transfer read cycles	^t d(CAGH) ^t ATH		9,10,11	All	20		ns
Delay time, data to CAS low	t _{d(DCL)}		9,10,11	All	0		ns
Delay time, data to TRG low	t _d (DGL) t _{DZO}		9,10,11	All	0		ns
Delay time, last (most significant) rising edge of SC to RAS low before boundary switch during split-register transfer read cycles	^t d(MSRL)		9,10,11	All	20		ns
Delay time, last (127 or 255) rising edge of SC to QSF	^t d(SC QSF)	1	9,10,11	01		30	ns
switching at the boundary during split-register	t _{SQD}			02		25	
transfer read cycles 22/			l	03		28	-]
Delay time, CAS low to QSF	t _d (CLQSF) t _{CQD}	1	9,10,11	01		35	ns
switching in transfer read cycles 22/	_I COD			02		30	<i>i</i>]
				03		33	,]
Delay time, TRG high to QSF switching in transfer read	td(GHQSF)		9,10,11	01) ns
cycles <u>22</u> /	COD			02		25	<u>.</u>]
				03		28	, [

See footnotes at end of table.

SIZE STANDARD 5962-94549 Α MICROCIRCUIT DRAWING **DEFENSE SUPPLY CENTER COLUMBUS** REVISION LEVEL SHEET COLUMBUS, OHIO 42316-5000

DSCC FORM 2234 APR 97

362 1004708 0028239 362

13

TABLE I. <u>Electrical performance characteristics</u> - continued.

Test	Symbol/	Conditions -55° C ≤ T _C ≤ +125° C 4.5 V ≤ V _{CC} ≤ 5.5 V	Group A	Device	Lim	nit	Unit
	altern. symbol	4.5 V ≤ V _{CC} ≤ 5.5 V unless otherwise specified	subgroups	type	Min	Max	į
Delay time, RAS low to QSF	td(RLQSF)		9,10,11	01		75	ns
switching in transfer read cycles <u>22</u> /	^t RQD ´			02		70	
				03		73	
Refresh time interval, memory	^t rf(MA) ^t REF		9,10,11	All		8	ms
Transition time	t _t t _T		9,10,11	All	3	50	ns

For conditions shown as Min/Max, use the appropriate value specified in the timing requirements.

SE is disabled for SQ output leakage tests.

Measured with one address change while $\overline{RAS} = V_{IL} \cdot t_{c(rd)}, t_{c(W)}, t_{c(TRD)} = Min.$

Measured with output open.

- Measured with one address change while \overline{CAS} = V_{IH}. V_{CC} = 5 V ±0.5 V, and the bias on pins under test is 0 V.
- Switching times for RAM port output are measured with a load equivalent to 1 TTL load and 50 pF. Data-out reference level: $V_{OH}/V_{OL} = 2 \text{ V}/0.8 \text{ V}$. Switching times for SAM port output are measured with a load equivalent to 1 TTL load and 30 pF. Serial data-out reference level: $V_{OH}/V_{OL} = 2 \text{ V}/0.8 \text{ V}$.

9/

and 30 pF. Serial data-out reference level: $v_{OH} / v_{OL} = 2 \text{ V} / 0.8 \text{ V}$. $t_{dis}(CH)$, $t_{dis}(CH)$, and $t_{su}(WCH)$ must be observed. Depending on the users's transition times, this may require additional CAS low time $[t_{w}(CL)]$. In a read-modify-write cycle, $t_{d}(RLWL)$ and $t_{su}(WRH)$ must be observed. Depending on the users's transition times, this may require additional RAS low time $[t_{w}(RL)]$. The minimum value is measured when $t_{d}(RLCL)$ is set to $t_{d}(RLCL)$ min as a reference. Either $t_{h}(RHrd)$ or $t_{d}(CHrd)$ must be satisfied for a read cycle. Output-enable-controlled write. Output remains in the high-impedance state for the entire cycle. CAS-before-RAS refresh operation only.

CAS-before-RAS refresh operation only.


- <u>16</u>/ Read-modify-write operation only.
- 17/ TRG must disable the output buffers prior to applying data to the DQ pins.
- <u>18</u>/ The maximum value is specified only to assure RAS access time.
- Real-time load transfer read or late-load transfer read cycle only.
- Early-load transfer read cycle only.
- Full-register (read) transfer cycles only.
- Switching times for QSF output are measured with a load equivalent to 1 TTL load and 30 pF, and output reference level is $V_{OH} / V_{OL} = 2 V / 0.8 V.$

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000

SIZE A		5962-94549
	REVISION LEVEL C	SHEET 14

DSCC FORM 2234 **APR 97**

9004708 0028240 084 🖿



■ 9004708 0028241 T10 ■

							D	evice	types: A	All .							
							Case ou	ıtline:	X (Botto	m vie	v)						
PIN NO.	PIN NAME																
J1	DQ ₁	J2	SQ3	J3	DQ3	J4	DQ ₄	J5	DQ ₅	J6	DQ ₆	J7	SQ ₇	J8	CASL	J9	A ₈
H1	DQ ₀	H2	SQ ₂	Н3	DQ ₂	H4	SQ ₄	H5	SQ ₅	H6	SQ ₆	H7	DQ ₇	Н8	WE	H9	A ₇
G1	sq ₀	G2	SQ ₁	G3	V_{DD2}	G4	V _{SS2}			G6	V_{DD2}	G7	V _{SS2}	G8	RAS	G9	A ₆
F1	TRG	F2	V _{SS1}	F3	V _{DD1}							F7	V _{DD1}	F8	V _{DD1}	F9	A ₅
E1	sc	E2	V _{DD1}											E8	V _{SS1}	E9	A ₄
D1	SE	D2	V _{SS1}	D3	V_{DD1}							D7	V _{SS1}	D8	Аз	D9	A ₂
C1	SQ ₁₅	C2	V _{SS1}	СЗ	V_{DD2}	C4	V _{SS2}			C6	V_{DD2}	C7	V _{SS2}	C8	CASU	C9	A ₁
B1	DQ ₁₅	B2	DQ ₁₄	В3	DQ ₁₃	B4	DQ ₁₂	B5	DQ ₁₁	B6	DQ ₁₀	B7	SQ ₈	B8	DSF	B9	Α ₀ _
A1	SQ ₁₄	A2	SQ ₁₃	А3	SQ ₁₂	A4	SQ ₁₁	A5	SQ ₁₀	A6	SQ ₉	A7	DQ ₉	A8	DQ ₈	A9	QSF

Device types	All	Device types	All
Case outline	Υ	Case outline	Υ
Terminal	Terminal	Terminal	Terminal
number	symbol	number	symbol
1	VCC	33	V _{SS}
2 3	TRG	34	Å3
4	V _{SS}	35 36	A ₂
4	SQ ₀	36 37	A ₁
5 6	DQ ₀ SQ ₁	37 38	A ₀ QSF
7	DQ ₁	39	CASU
8	V _C C	40	NC / GND
9	SQ ₂	41	DSF
10	DO	42	V _{SS}
1 11	DQ2 SQ3	43	DQ8
1 12	$\overline{DQ_3}$	44	SQ8
13	Vss	45	l DQ _o l
14	Vss sq ₄	46	SQ9
15	DQ₄	47	l Vcc ∣
16	SQ ₅	48	l DQ₁∩ I
17	DQ ₅	49	I SQ₁∩ I
18	Vcc	50	DQ11
19	sõ ₆	51	SQ ₁₁
20	DQ ₆	52	V99
21	SQ ₇	53	DQ ₁₂
22	DQ ₇	54	SQ12
23 24	Vss	55 56	DQ13
24 25	CAST WE	56 57	SQ ₁₃
26	RAS	57 58	VCC DO44
27	A ₈	56 59	DQ ₁₄ SQ ₁₄
28	_α Α σ	60	DQ ₁₅
29	A _e	61	SQ ₁₅
30	As	62	VSS
31	A7 A6 A5 A4	63	SE
32	VCC	64	SC

FIGURE 2. <u>Terminal connections</u>.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94549
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 42316-5000		C	16

		RAS	FALL		CAS FALL	ADDF	RESS	DQ0-D		
FUNCTION	CASx <u>2</u> /	TRG	WE	DSF	DSF	RAS	CASx <u>3</u> /	RAS	CASL CASU WE	MNE
Reserved (do not use)	L	L	L	L	Х	Х	Х	Х	Х	
CAS-before-RAS-refresh (no reset) and stop point set 4/	L	х	L	Н	х	Stop point <u>5</u> /	х	х	х	CBRS
CAS-before-RAS-refresh (option reset) 6/	L	Х	Н	L	Х	Х	Х	Х	Х	CBR
CAS-before-RAS-refresh (no reset) 7/	L	Х	Н	Н	Х	Х	Х	Х	Х	CBRN
Full-register transfer read	Н	L	Н	L	Х	Row Addr	Tap Point	Х	Х	RT
Split-register transfer read	Н	L	Н	Н	Х	Row Addr	Tap Point	Х	Х	SRT
DRAM write (nonpersistent write-per-bit)	Н	Н	L	L	L	Row Addr	Col Addr	Write Mask	Valid Data	RWM
DRAM block write (nonpersistent write-per-bit)	H	Н	L	L	н	Row Addr	Block Addr A2-A8	Write Mask	Col Mask	BWM
DRAM write (persistent write-per-bit)	Н	Н	L	L	L	Row Addr	Col Addr	Х	Valid Data	RWM
DRAM block write (persistent write-per-bit)	Н	Н	L	L	Н	Row Addr	Block Addr A2-A8	Х	Col Mask	BWM
DRAM write (nonmasked)	Н	Н	Н	L	L	Row Addr	Col Addr	Х	Valid Data	RW
DRAM block write (nonmasked)	Н	н	Н	L	Н	Row Addr	Block Addr A2-A8	х	Col Mask	BW
Load write-mask register 8/	Н	Н	Н	Н	L	Refresh Addr	Х	Х	Write Mask	LMR
Load color register	Н	Н	Н	Н	Н	Refresh Addr	Х	Х	Color Data	LCR

X = Don't care

Col Mask = H: Write to address/column enabled

Write Mask = H: Write to I/O enabled


- 1/ DQ0-DQ15 are latched on either the first falling edge of CASx or the falling edge of WE, whichever occurs later.
- 2/ Logic L is selected when either or both CASL and CASU are low.
 3/ The column address and block address are latched on the first falling edge of CASx.
- 4/ CBRS cycle should be performed immediately after the power-up initialization cycle.
- 5/ A0-A3, A8: don't care; A4-A7: stop-point code.
- 6/ CAS-before-RAS-refresh (option reset) mode will end persistent write-per-bit mode and stop-point mode.
- Z/ CAS-before-RAS-refresh (no reset) mode will not end persistent write-per-bit mode or stop-point mode.
- 8/ Load-write-mask-register cycle will set the persistent write-per-bit mode. The persistent write-per-bit mode is reset only by the CAS-before-RAS-refresh (option reset) cycle.

FIGURE 3. Truth tables.


STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94549
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL C	SHEET 17

DSCC FORM 2234 **APR 97**


= 9004708 0028243 893 **=**




■ 9004708 0028244 72T **■**




9004708 0028245 666




■ 9004708 0028246 5T2 **■**



9004708 0028247 439



9004708 0028248 375 **5**




NOTE: Load-write-mask-register cycle will put the device into the persistent write-per-bit mode.

FIGURE 4. Timing waveforms - continued.


STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94549
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL C	SHEET 23

DSCC FORM 2234 APR 97

■ 4004708 0028249 201 **■**



■ 9004708 0028250 T23 **■**



NOTES:

- 1. A write cycle or a read-modify-write cycle can be mixed with the read cycles as long as the write and read-modify-write timing specifications are not violated and the proper polarity of DSF is selected on the falling edge of RAS and CAS to select the desired write mode (normal, block write, etc.).
- Access time is t_{a(CP)} or t_{a(CA)} dependent.
 Output can go from the high-impedance state to an invalid data state prior to the specified access time.

FIGURE 4. Timing waveforms - continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94549
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL C	SHEET 25

DSCC FORM 2234 **APR 97**

9004708 0028251 967

ENHANCED-PAGE-MODE WRITE-CYCLE TIMING – ^էա(RL)թ – RAS td(RLCH) t_c(P) tw(RH) td(RLCL) d (CLRH) tw(CL) ta(CHRL) td(CHRL) td(RLCA) → t_{su(CA)} td(CARH) th(RLCA) th (CLCA) t d (CACH) ^th(RA)-−| AO-AB COLUMN COLUMN ROW t_{su(SFR)} th(SFC) th(RSF) t_{su(SFC)} th(SFC) ^th(SFR) t_{su}(TRG) th(TRG) TRG 💢 SEE NOTE 1 th(RWM) t su (WCH) tsu (WRH) ^tsu (WMR) tw(WL) t_{su}(WCH) ^th(CLD) t_{su}(DQR) SEE NOTE 2 t_{su}(DWL) -^th(WLD) SEE NOTE 2 SEE NOTE 2 t_{SU}(DCL) SEE NOTE 2 th(RDQ) th(RLD)

Quala	State								
Cycle	1	2	3	4	5				
Write operation (nonmasked)	L	L	Н	Don't care	Valid data				
Write operation with nonpersistent w/B	Ļ	L	L	Write mask	Valid data				
Write operation with persistent w/B	L	L	L	Don't care	Valid data				
Load write mask on first falling edge of CASx or or the falling edge of WE, whichever occurs later	Н	L	Н	Don't care	Write mask				

5

NOTES:

D00-D015


- A read cycle or a read-modify-write cycle can be intermixed with write cycles, observing read and read-modify-write timing specifications. To assure page-mode cycle time, TRG must remain high throughout the entire page-mode operation if the late write feature is used. If the early write-cycle timing is used, the state of TRG is a don't care after the minimum period the lirst falling edge of RAS.
 Referenced to the first falling edge of CAS or the falling edge or WE, whichever occurs later.

FIGURE 4. Timing waveforms - continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94549
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL C	SHEET 26

DSCC FORM 2234 **APR 97**

9004708 0028252 8T6 📟



Out	State					
Cycle	1	2	3	4	5	
Write operation (nonmasked)	L	L	Н	Don't care	Valid data	
Write operation with nonpersistent w/B	L	L	L	Write mask	Valid data	
Write operation with persistent w/B	L	L	L	Don't care	Valid data	
Load write mask on first falling edge of CASx or or the falling edge of WE, whichever occurs later	Н	L	Н	Don't care	Write mask	


- 1. A read or a write cycle can be intermixed with read-modify-write cycles as long as the read and write timing specifications are not violated.

 2. Output can go from the high-impedance state to an invalid data state prior to the specified access time.

FIGURE 4. Timing waveforms - continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000	SIZE A		5962-94549
		REVISION LEVEL C	SHEET 27

9004708 0028253 732



NOTES:


- A write cycle or a read-modify-write cycle can be mixed with the read cycles as long as the write and read-modify-write timing specification are not violated and the proper polarity of DSF is selected on the falling edge of RAS and CAS to select the desired write mode (normal, block write, etc.).
- 2. Output can go from the high-impedance state to an invalid data state prior to the specified access time.

FIGURE 4. Timing waveforms - continued.


STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94549
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL C	SHEET 28

DSCC FORM 2234 APR 97


9004708 0028254 679



9004708 0028255 505 📟



9004708 0028256 441 ==



	State		
Cycle	1	2	3
Block-write operation (nonmasked)	Н	Don't care	Column mask
Block-write operation with nonpersistent w/B	L	Write mask	Column mask
Block-write operation with persistent w/B	L	Don't care	Column mask


For write-mask data, 0 = I/O write disable, 1 = I/O write enable. For column-mask data (DQI to DQI + 3; I = 0, 4, 8, 12), 0 =column write disable, 1 =column write enable.

FIGURE 4. Timing waveforms - continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000	SIZE A		5962-94549
		REVISION LEVEL C	SHEET 31

DSCC FORM 2234 APR 97

- 9004708 0028257 388 **-**



_		State	
Cycle	1	2	3
Block-write operation (nonmasked)	Н	Don't care	Column mask
Block-write operation with nonpersistent w/B	L	Write mask	Column mask
Block-write operation with persistent w/B	L	Don't care	Column mask

For write-mask data, 0 = I/O write disable, 1 = I/O write enable.


For column-mask data (DQI to DQI + 3; I = 0, 4, 8, 12), 0 = column write disable, 1 = column write enable.

FIGURE 4. Timing waveforms - continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94549
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL C	SHEET 32

DSCC FORM 2234 APR 97

: 📟 9004708 0028258 214 📟



2 2	
2 3	
care Column r	nask
mask Column r	mask
care Column r	nask

For write-mask data, 0 = I/O write disable, 1 = I/O write enable.

For column-mask data (DQI to DQI + 3; I = 0, 4, 8, 12), 0 = column write disable, 1 = column write enable.

NOTES:

1. To assure page-mode cycle time, TRG must remain high throughout the entire page-mode operation if the late-write feature is used. If the early-write cycle timing is used, the state of TRG is a don't care after the minimum period t_{h(TRG)} from the falling edge of RÁS.


2. Referenced to the first falling edge of CAS or the falling edge or WE, whichever occurs later.

FIGURE 4. Timing waveforms - continued.


STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000	SIZE A		5962-94549
		REVISION LEVEL C	SHEET 33

DSCC FORM 2234 **APR 97**

9004708 0028259 150



9004708 0028260 972




Cycle	State		
Cycle	1	2	3
CAS-before-RAS refresh with option reset	Don't care	L	Н
CAS-before-RAS refresh with no reset	Don't care	н	Н
CAS-before-RAS refresh with stop-point set and no reset	Stop address	Н	L


FIGURE 4. Timing waveforms - continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000	SIZE A		5962-94549
		REVISION LEVEL C	SHEET 35

■ 9004708 0028261 809 **■**



400470



NOTES:

- DQ outputs remain in the high-impedance state for the entire memory-to-register transfer cycle. The memory-to-data-register transfer cycle is used to load the data registers in parallel from the memory array. The 256 locations in each data register are written into from the 256 corresponding columns of the selected row.
 Once data is transferred into the data registers, the SAM is in the serial read mode (i.e., the SQ is enabled), allowing data to be shifted out of the registers. Also, the first bit to read from the data register after TRG has gone high must be activated by a positive transition of SC.
 A0-A7: register tap point; A8: identifies the half of the transferred row.
 Early-load operation is defined as th(TRG) min < th(TRG) < th>(TRG) min.


FIGURE 4. Timing waveforms - continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94549
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL C	SHEET 37

DSCC FORM 2234 **APR 97**

9004708 0028263 681 **m**

FULL-REGISTER TRANSFER READ TIMING, REAL-TIME-LOAD OPERATION/LATE-LOAD OPERATION



NOTES:

- 1. DQ outputs remain in the high-impedance state for the entire memory-to-register transfer cycle. The memory-to-data-register transfer cycle is used to load the data registers in parallel from the memory array. The 256 locations in each data register are written into from the 256 corresponding columns of the selected row.
- data register are written into from the 256 corresponding columns of the selected row.

 2. Once data is transferred into the data registers, the SAM is in the serial read mode (i.e., the SQ is enabled), allowing data to be shifted out of the registers. Also, the first bit to read from the data register after TRG has gone high must be activated by a positive transition of SC.
- 3. A0-A7: register tap point; A8: identifies the half of the transferred row.
- 4. Late-load operation is defined as t_{d(THRH)} < 0 ns.

FIGURE 4. Timing waveforms - continued.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 42316-5000

SIZE

A

SIZE


A

REVISION LEVEL
C

SHEET
38


DSCC FORM 2234 APR 97

9004708 0028264 518



APR 97

9004708 0028265 454



NOTES:

- 1. While the data is being read through the serial-data register, TRG is a don't care, except TRG must be held high when RAS goes low. This is to avoid the initiation of a register-data transfer operation.
- 2. The serial data-out cycle is used to read data out of the data registers. Before data can be read via SQ, the device must be put into the read mode by performing a transfer read cycle.

FIGURE 4. Timing waveforms - continued.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 42316-5000


SIZE
A

SIZE
A

FREVISION LEVEL
C
SHEET
40

DSCC FORM 2234 APR 97

■ 9004708 0028266 390 **■**



NOTES:

- 1. While the data is being read through the serial-data register, TRG is a don't care, except TRG must be held high when RAS goes low. This is to avoid the initiation of a register-data transfer operation.
- 2. The serial data-out cycle is used to read data out of the data registers. Before data can be read via SQ, the device must be put into the read mode by performing a transfer read cycle.

FIGURE 4. Timing waveforms - continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94549
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL C	SHEET 41

DSCC FORM 2234 APR 97

■ 9004708 0028267 227 **■**

TABLE IIA. Electrical test requirements. 1/2/3/4/5/6/7/

Line no.	Test requirements	Subgroups (in accordance with MIL-STD-883, TM 5005, table I)	(in accord	roups dance with 535, table III)
		Device class M	Device class Q	Device class V
1	Interim electrical parameters (see 4.2)			1, 7, 9
2	Static burn-in (method 1015)	Not required	Not required	Required
3	Same as line 1			1*, 7* Δ
4	Dynamic burn-in (method 1015)	Required	Required	Required
5	Same as line 1			1*, 7* Δ
6	Final electrical parameters (see 4.2)	1*, 2, 3, 7*, 8A, 8B, 9, 10, 11	1*, 2, 3, 7*, 8A, 8B, 9, 10, 11	1*, 2, 3, 7*, 8A, 8B, 9, 10, 11
7	Group A test requirements (see 4.4)	1, 2, 3, 4**, 7, 8A, 8B, 9, 10, 11	1, 2, 3, 4**, 7, 8A, 8B, 9, 10, 11	1, 2, 3, 4** , 7, 8A, 8B, 9, 10, 11
8	Group C end-point electrical parameters (see 4.4)	2, 3, 7, 8A, 8B	1, 2, 3, 7, 8A, 8B	1, 2, 3, 7, 8A, 8B, 9, 10, 11 Δ
9	Group D end-point electrical parameters (see 4.4)	2, 3, 8A, 8B	2, 3, 8A, 8B	2, 3, 8A, 8B
10	Group E end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	1, 7, 9

- 1/ Blank spaces indicate tests are not applicable.
- Any or all subgroups may be combined when using high-speed testers.
 Subgroups 7 and 8 functional tests shall verify the truth table.
- 4/ * indicates PDA applies to subgroup 1 and 7.
- 5/ ** see 4.4.1e.
- 6/ Δ indicates delta limit (see table IIB) shall be required where specified, and the delta values shall be computed with reference to the previous interim electrical parameters (see line 1).
- 7/ See 4.4.1d.

TABLE IIB. Delta limits at +25°C.

T 44	Device types	
Test <u>1</u> /	All	
ارا	±10% of specified value in table I	
LO	±10% of specified value in table I	

1/ The above parameter shall be recorded before and after the required burn-in and life tests to determine the delta Δ .

SIZE **STANDARD** 5962-94549 Α MICROCIRCUIT DRAWING **DEFENSE SUPPLY CENTER COLUMBUS REVISION LEVEL** SHEET **COLUMBUS, OHIO 42316-5000** 42

DSCC FORM 2234 **APR 97**

9004708 0028268 163 📟

- 4.3 Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-PRF-38535 permits alternate in-line control testing. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
 - 4.4.1 Group A inspection.
 - a. Tests shall be as specified in table IIA herein.
 - b. Subgroups 5 and 6 of table I of method 5005 of MIL-STD-883 shall be omitted.
 - c. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device; these tests shall have been fault graded in accordance with MIL-STD-883, test method 5012 (see 1.5 herein).
 - d. O/V (latch-up) tests shall be measured only for initial qualification and after any design or process changes which may affect the performance of the device. For device class M, procedures and circuits shall be maintained under document revision level control by the manufacturer and shall be made available to the preparing activity or acquiring activity upon request. For device classes Q and V, the procedures and circuits shall be under the control of the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the preparing activity or acquiring activity upon request. Testing shall be on all pins, on five devices with zero failures. Latch-up test shall be considered destructive. Information contained in JEDEC Standard number 17 may be used for reference.
 - e. Subgroup 4 (C_{IN} and C_{OUT} measurements) shall be measured only for initial qualification and after any process or design changes which may affect input or output capacitance. Capacitance shall be measured between the designated terminal and GND at a frequency of 1 MHz. Sample size is 15 devices with no failures, and all input and output terminals tested.
 - 4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table IIA herein.
 - 4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:
 - a. Test condition D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
 - b. $T_A = +125^{\circ}C$, minimum.
 - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.4.2.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
 - 4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.
- 4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).
 - a. End-point electrical parameters shall be as specified in table IIA herein.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 42316-5000

SIZE

A

SP62-94549

REVISION LEVEL
C
43

DSCC FORM 2234 APR 97

■ 9004708 0028269 OTT **■**

- b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T_A = +25°C ±5°C, after exposure, to the subgroups specified in table IIA herein.
- c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.
- 4.5 <u>Delta measurements for device class V.</u> Delta measurements, as specified in table IIA, shall be made and recorded before and after the required burn-in screens and steady-state life tests to determine delta compliance. The electrical parameters to be measured, with associated delta limits are listed in table IIB. The device manufacturer may, at his option, either perform delta measurements or within 24 hours after burn-in perform final electrical parameter tests, subgroups 1, 7, and 9.

5. PACKAGING

- 5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.
 - 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
 - 6.1.2 Substitutability. Device class Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.
- 6.3 <u>Record of users</u>. Military and industrial users should inform Defense Supply Center Columbus when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0525.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43216-5000, or telephone (614) 692-0674.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 42316-5000

SIZE 5962-94549

REVISION LEVEL SHEET 44

DSCC FORM 2234 APR 97

9004708 0028270 811 🖿

6.5 Symbols, definitions, and functional descriptions.

PIN	DRAM	Transfer	SAM
A0-A8	Row, column address	Row address, tap point	
CASE, CASU	Column-address strobe, DQ output enable	Tap address strobe	
DQ	DRAM data I/O, Write mask		
DSF	Block-write enable Write-mask-register load enable Color register load enable CAS-before-RAS (option reset)	Split-register transfer enable	
RAS	Row-address strobe	Row-address strobe	
SE			SQ output enable, QSF output enable
sc			Serial clock
SQ			Serial data output
TRG	DQ output enable	Transfer enable	
WE	Write enable, write-per-bit enable		
QSF	·		Serial-register status
NC/GND	Make no external connection or tie to system GND		
V _{CC}	5 V supply <u>1</u> /		
v _{ss}	Ground <u>1</u> /		

 $[\]underline{1}$ / For proper device operation, all V_{CC} pins must be connected to a 5 V supply, and all V_{SS} pins must be tied to ground.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 42316-5000

SIZE

A

5962-94549

REVISION LEVEL
C
45

DSCC FORM 2234 APR 97

■ 9004708 002827% 758 ■

^{6.5.1 &}lt;u>Timing limits</u>. The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.

ค	5	2	W:	ave	foi	ms.
u.	v.	_	V V 6	ave	ıvı	1115

Waveform symbol	Input	Output
	MUST BE VALID	WILL BE VALID
	CHANGE FROM H TO L	WILL CHANGE FROM H TO L
	CHANGE FROM L TO H	WILL CHANGE FROM L TO H
XXXXXXX	DON'T CARE ANY CHANGE PERMITTED	CHANGING STATE UNKNOWN
		HIGH IMPEDANCE

- 6.6 Sources of supply.
- 6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.
- 6.6.2 <u>Approved sources of supply for device class M.</u> Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 42316-5000

SIZE A		5962-94549
	REVISION LEVEL C	SHEET 46

DSCC FORM 2234 APR 97

9004708 0028272 694

APPENDIX

FUNCTIONAL ALGORITHMS

10. SCOPE

- 10.1 Scope. Functional algorithms are test patterns which define the exact sequence of events used to verify proper operation of a random access memory (RAM). Each algorithm serves a specific purpose for the testing of the device. It is understood that all manufacturers do not have the same test equipment; therefore, it becomes the responsibility of each manufacturer to guarantee that the test patterns described herein are followed as closely as possible, or equivalent patterns be used that serve the same purpose. Each manufacturer should demonstrate that this condition will be met. Algorithms shall be applied to the device in a topologically pure fashion. This appendix is a mandatory part of the specification. The information contained herein is intended for compliance.
 - 20. APPLICABLE DOCUMENTS. This section is not applicable to this appendix.
 - 30. ALGORITHMS
 - 30.1 Algorithm A (pattern 1).
- 30.1.1 Output high impedance (toff). This pattern verifies the output buffer switches to high impedance (three-state) within the specified toff after the rise of CAS. It is performed in the following manner:
 - Step 1: Perform 8 pump cycles.
 - Step 2: Load address location with data.
 - Step 3: Raise CAS and read address location and guarantee VOL < VOUT < VOH after tOFF delay.
 - 30.2 Algorithm B (pattern 2).
- 30.2.1 V_{CC} slew. This pattern indicates sense amplifier margin by slewing the supply voltage between memory writing and reading. It is performed in the following manner:
 - Step 1: Perform 8 pump cycles.
 - Step 2: Load memory with background data with V_{CC} at 4.5 V.
 - Step 3: Change V_{CC} to 5.5 V.
 - Step 4: Read memory with background data.
 - Step 5: Load memory with background data complement.
 - Step 6: Change V_{CC} to 4.5 V.
 - Step 7: Read memory with background data complement.
 - 30.3 Algorithm C (pattern 3).
- 30.3.1 <u>March data</u>. This pattern tests for address uniqueness and multiple selection. It is performed in the following manner:
 - Step 1: Perform 8 pump cycles.
 - Step 2: Load memory with background data.
 - Step 3: Read location 0.
 - Step 4: Write data complement in location 0.
 - Step 5: Repeat steps 3 and 4 for all other locations in the memory (sequentially).
 - Step 6: Read data complement in maximum address location.
 - Step 7: Write data in maximum address location.
 - Step 8: Repeat steps 6 and 7 for all other locations in the memory from maximum to minimum address.
 - Step 9: Read data in maximum address location.
 - Step 10: Write data complement in maximum address location.
 - Step 11: Repeat steps 6 and 7 for all other locations in the memory from maximum to minimum address.
 - Step 12: Read memory with data complement.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000	SIZE A		5962-94549
	•	REVISION LEVEL C	SHEET 47

DSCC FORM 2234 APR 97

9004708 0028273 520

APPENDIX

30.4 Algorithm D (pattern 4).

- 30.4.1 <u>Refresh test (cell retention) +125°C only</u>. This test is used to check the retention time of the memory cells. It is performed in the following manner:
 - Step 1: Perform 8 pump cycles.
 - Step 2: Load memory with background data.
 - Step 3: Pause tRFF (stop all clocks).
 - Step 4: Read memory with background data.
 - Step 5: Repeat steps 2 through 4 with data complement.

30.5 Algorithm E (pattern 5).

- 30.5.1 Read-modify-write (RMW). This pattern verifies the Read-modify-write mode for the memory. It is performed in the following manner:
 - Step 1: Perform 8 pump cycles.
 - Step 2: Load memory with background data.
 - Step 3: Read memory with data and load with data complement using RMW cycle.
 - Step 4: Repeat step 3 for all address locations.
 - Step 5: Repeat steps 2 and 3 using data complement.

30.6 Algorithm F (pattern 6).

- 30.6.1 Page mode. This pattern verifies the Page mode for the memory. It is performed in the following manner:
 - Step 1: Perform 8 pump cycles.
 - Step 2: Load first page of memory with background data using Page mode cycle.
 - Step 3: Read first page of memory with data and load with data complement using Page mode cycle.
 - Step 4: Read first page of memory with data complement and load with data using Page mode cycle.
 - Step 5: Repeat steps 2 through 4 for remaining memory locations.

30.7 Algorithm G (pattern 7).

- 30.7.1 <u>CAS-before-RAS refresh test</u>. This test is used to verify the functionality of the <u>CAS</u> before <u>RAS</u> mode of cell refreshing. It is done at +125°C only and is performed in the following manner:
 - Step 1: Perform 8 pump cycles.
 - Step 2: Load memory with background data.
 - Step 3: Perform 1024 CAS-before-RAS cycles while attempting to modify data.
 - Step 4: Read memory with background data.

30.8 Algorithm H (pattern 8).

- 30.8.1 <u>RAS-only refresh test</u>. This test is used to verify the functionality of the RAS-only mode of cell refreshing. It is done at +125°C only and is performed in the following manner:
 - Step 1: Perform 8 pump cycles.
 - Step 2: Load memory with background data.
 - Step 3: Perform 1024 RAS-only cycles while attempting to modify data.
 - Step 4: Repeat step 3 for 1 second.
 - Step 5: Read memory with background data.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94549
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 42316-5000		REVISION LEVEL C	SHEET 48

DSCC FORM 2234 APR 97

9004708 0028274 467

STANDARD MICROCIRCUIT DRAWING SOURCE APPROVAL BULLETIN

DATE: 97-03-26

Approved sources of supply for SMD 5962-94549 listed below for immediate acquisition only and shall be added to MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This bulletin is superseded by the next dated revisions of MIL-HDBK-103 and QML-38535.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962-9454901 M XA	01295	SMJ55161-80GBM
5962-9454901MYC	01295	SMJ55161-80HKCM
5962-9454902MXX	<u>3</u> /	SMJ55161-70GBM
5962-9454902MYX	<u>3</u> /	SMJ55161-70HKCM
5962-9454903QXA	01295	SMJ55161-75GBM
5962-9454903QYC	01295	SMJ55161-75HKCM

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. The device manufacturers listed herein are authorized to supply alternate lead finishes "A", "B", or "C" at their discretion. Contact the listed approved source of supply for further information.
- 2/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
- 3/ Not available from an approved source of supply.

Vendor CAGE __number

Vendor name and address

01295

Texas Instruments Incorporated 13500 N. Central Expressway P.O. Box 655303 Dallas, TX 75265 Point of contact: I-20 at FM 1788

Midland, TX 79711-0448

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in this information bulletin.

1 of 1

9004708 0028275 3T3 **3**