P5474FCT39520C/D — P54/74FCT39521C/D PIPELINE REGISTERS

FEATURES

- Function and Drive Compatible with the Fastest TTL Logic
- Inputs and Outputs Interface with TTL Logic Levels
- 3.3V ± 0.2V Power Supply CMOS for Lowest Power Dissipation
- FCT3-D speed at 5.1ns max. (Com'l) FCT3-C speed at 6.0ns max. (Com'l)
- Fully TTL Compatible Input and OutputLogic

- Edge-rate Control Circuitry for Significantly Improved Noise Characteristics
- ESD Protection Exceeds 2000V
- 48mA Sink Current (Com'l), 32mA (Mil) 15mA Source Current (Com'l), 12mA (Mil)
- Multiple Center Power and Ground Pins
- t_{po}= 4.8 ns Over Commercial Temperature and V_{cc} Range
- Single and Dual Pipeline Operation Modes
- Multiplexed Data Inputs and Outputs
- Manufactured in 0.4 micron PACE Technology™

DESCRIPTION

The 'FCT39520 and 'FCT39521 are multi-level 8-bit wide pipeline registers. Each device consists of 4 registers A1, A2, B1 and B2 which are configured by the instruction inputs I_0 , I_1 as a single 4-level pipeline or as two 2-level pipelines. The contents of any register may be read at the multiplexed output at any time by using the mux-selection controls S_0 and S_1 .

The pipeline registers are positive edge triggered and data is shifted by the rising edge of the clock input. Instruction I=0 selects the 4-level pipeline mode. Instruction I=1 selects the 2-level B pipeline while I=2 selects the 2-level A pipeline. I=3 is the HOLD instruction; no shifting is performed by the clock in this mode.


The 'FCT39520 and 'FCT39521 differ only in the 2-level operation mode. For the 'FCT39520, data is shifted from level 1 to level 2 and new data is loaded into level 1. In the

'FCT39521, new data is overwritten into level 1. To shift data from level 1 to level 2 in the 'FCT39521, the 4-level pipeline mode must be used. Note that new data will also be clocked into both A1 and B1 during this 4-level shift operation.

The 'FCT39520 and 'FCT39521 are manufactured with PACE III Technology™ which is Performance Advanced CMOS Engineered with two-level metaland epitaxial substrates to use 0.4 micron effective channel lengths giving 250 picoseconds loaded⁺ internal gate delays. The nominal supply voltage is reduced from the conventional 5.0V to 3.3V, thus reducing output swings dramatically. This, together with the (lower inductance) center power and ground pins, significantly reduces noise and ground bounce that would otherwise occur for very high speed circuitry.


*For a fan-in/fan-out of 4, at 85°C junction temperature and 3.3V supply.

LOGIC BLOCK DIAGRAM



PIN CONFIGURATIONS

1



PERFORMANCE
SEMICONDUCTOR CORPORATION

Means Quality, Service and Speed

©1992 Performance Semiconductor Corporation

3/02/92 - 5

ABSOLUTE MAXIMUM RATINGS^{1,2}

Symbol	Parameter	Value	Unit
T _{stg}	Storage Temperature	-65 to +150	°C
T _A	Ambient Temperature Under Bias	-65 to +135	°C
V _{cc}	V _{cc} Potential to Ground	-0.5 to +5.0	٧
I _{IN}	Input Current	-30 to +5.0	mA

Notes:

1. Operation beyond the limits set forth in the above table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.

Symbol	Parameter	Value	Unit
OUTPUT	Current Applied to Output	120	mA
V _{iN}	Input Voltage	-0.5 to $V_{cc} + 0.5$	٧
V _{out}	Voltage Applièd to Output	-0.5 to $V_{cc} + 0.5$	٧

1803 Tbl 02

2. Unused inputs must always be connected to an appropriate logic voltage level, preferably either $V_{\rm cc}$ or ground.

Supply Voltage (V_{cc})

Military

Commercial

RECOMMENDED OPERATING CONDITIONS

Free Air Ambient Temperature	Min	Max
Military	-55°C	+125°C
Commercial	0°C	+70°C

	•	•		_	
18	80	3	Tb	03	

+3.5V 1803 Tbi 04

Max

Min

+3.1V

DC ELECTRICAL CHARACTERISTICS (Over recommended operating conditions)

Symbol		Parameter	Min	Typ¹	Max	Units	V _{cc}	Conditions
V _{IH}	Input HIGH Voltage		2.0		$V_{\infty} + 0.5$	٧		
V _{IL}	Input LO	W Voltage	-0.5		0.8	٧		
V _H	Hysteres	is		0.35		٧		All inputs
V _{IK}	Input Cla	mp Diode Voltage		-0.7	-1.2	٧	MIN	$l_{1N} = -18mA$
V _{OH}	Output HIGH Voltage	Military/Commercial (CMOS) Military (TTL) Commercial (TTL)	V _{cc} – 0.2 2.4 2.4	V _{cc}		> > > >	MIN MIN MIN	$I_{OH} = -300 \mu A$ $I_{OH} = -12 m A$ $I_{OH} = -15 m A$
V _{OL}	Output LOW Voltage	Military/Commercial (CMOS) Military (TTL) Commercial (TTL)		GND 0.3 0.3	0.2 0.5 0.5	>>>	MIN MIN MIN	l _{oL} = 300μA l _{oL} = 32mA l _{oL} = 48mA
I _{th}	Input HIGH Current				5	μΑ	MAX	$V_{in} = V_{CC}$
l _{iL}	Input LO	W Current			- 5			V _{IN} = GND
I _{IH}	Input HIG	iH Current			5	μΑ	MAX	$V_{1N} = 2.7V$
l,L	Input LO	W Current			- 5	μА	MAX	$V_{IN} = 0.5V$
I _{OZH}	Off State	I _{оит} HIGH-Level Output Current			10	μА	MAX	V _{our} = V _{cc}
OZL	Off State	l _{our} LOW-Level Output Current			-10	μΑ	MAX	V _{out} = GND
I _{OZH}	Off State	I _{out} HIGH-Level Output Current			10	μА	MAX	$V_{OUT} = 2.7V$
l _{ozı,}	Off State I _{OUT} LOW-Level Output Current				-10	μА	MAX	$V_{out} = 0.5V$
los	Output Short Circuit Current ²		-60	-120	-225	mA	MAX	$V_{OUT} = 0.0V$
C _{IN}	Input Capacitance ³			5	10	pF	MAX	All inputs
C _{out}	Output Ca	apacitance³		9	12	рF	MAX	All outputs
Notes:								1 803 Tbl 05

1. Typical limits are at $V_{cc} = 3.3V$, $T_A = +25$ °C ambient.

2. Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high speed test apparatus and/or sample and hold techniques are preferable in order to minimize internal chip heating and more accurately reflect

operational values. Otherwise prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, Ios tests should be performed last.

3. This parameter is guaranteed but not tested.

3/02/92 - 5

DC CHARACTERISTICS (Over recommended operating conditions unless otherwise specified.)

Symbol	Parameter	Typ¹	Max	Units	Conditions
I _{cc}	Quiescent Power Supply Current (CMOS inputs)	0.003	0.5	mA	$V_{cc} = MAX, f_1 = 0,$ Outputs Open, $V_{iN} \le 0.2V \text{ or } V_{iN} \ge V_{cc} - 0.2V$
ΔΙ _{cc}	Quiescent Power Supply Current (TTL inputs)		2.0	mA	$V_{cc} = MAX$, Outputs Open, $f_1 = 0$, $V_{IN} = V_{cc} - 0.6V^2$
I _{ccd}	Dynamic Power Supply Current ³		0.25	mA/ mHz	$V_{cc} = MAX$, One Input Toggling, 50% Duty Cycle, Outputs Open, $\overline{OE} = GND$, $V_{iN} \le 0.2V$ or $V_{iN} \ge V_{cc} - 0.2V$
			5.3	mA	$V_{cc} = MAX$, $f_0 = 10MHz$, 50% Duty Cycle, Outputs Open, One Bit Toggling at $f_1 = 5MHz$, $\overline{OE} = GND$, $V_{IN} \le 0.2V$ or $V_{IN} \ge V_{CC} - 0.2V$
I _c	Total Power Supply Current⁵		7.3	mA	$V_{cc} = MAX$, $f_0 = 10MHz$, 50% Duty Cycle, Outputs Open, One Bit Toggling at $f_1 = 5MHz$, $\overline{OE} = GND$, $V_{IN} = V_{CC} - 0.6V$ or $V_{IN} = GND$
			17.84	mA	$V_{cc} = MAX$, $f_0 = 10MHz$, 50% Duty Cycle, Outputs Open, Eight Bits Toggling, $f_1 = 5MHz$, $\overline{OE} = GND$, $V_{IN} \le 0.2V$ or $V_{IN} \ge V_{CC} - 0.2V$
			30.8 1	mA	$V_{cc} = MAX$, $f_0 = 10MHz$, 50% Duty Cycle, Outputs Open, Eight Bits Toggling, $f_1 = 5MHz$, $\overline{OE} = GND$, $V_{IN} = V_{cc} - 0.6V$ or $V_{IN} = GND$

1. Typical values are at V_{cc} = 3.3V, +25°C ambient and maximum loading.

2. Per TTL driven input ($V_{N} = V_{CC} - 0.6V$); all other inputs at V_{cc} or GND.

3. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.

4. Values for these conditions are examples of the I_{cc} formula. These limits are guaranteed but not tested.

= $|_{\text{CCQC}} + |_{\text{CCQT}} + |_{\text{DYNAMIC}}$ = $|_{\text{CCQC}} + |_{\text{CCQT}} + |_{\text{CCQC}} + |_{\text{CC$ ľc

= Quiescent Current with CMOS input levels

ΔI_{cc} = Power Supply Current for a TTL High Input $(V_N = V_{CC} - 0.6V)$

= Duty Cycle for TTL Inputs High

N_T = Number of TTL Inputs at D_H

I_{cco} = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

= Clock Frequency for Register Devices (Zero for Non-Register Devices)

= Input Frequency

N, = Number of Inputs at f,

All currents are in milliamps and all frequencies are in megahertz.

OUTPUT SELECTION MUX TABLE

S,	S _o	Output	
1	1	A1	
1	0	A2	
0	1	B1	
0	0	B2	

1803 Tbl 07

PIPELINE INSTRUCTION TABLE

	I = 0	l = 1	l = 2	l = 3
	$l_1 = 0, l_0 = 0$	$= 0, l_0 = 0$ $l_1 = 0, l_0 = 1$		$l_1 = 1, l_0 = 1$
'FCT39520	A1 B1	A1 B1 A2 B2	A1 B1	A1 B1
'FCT39521	A2 B2	A1 B1 A2 B2	A1 B1 A2 B2	A2 B2
	Single 4-level	Dual 2	2-level	Hold

1803 Tbl 07

AC CHARACTERISTICS


		'F	CT3952	OC/3952	21C	'FC	CT3952	D/395	21D		
Symbol	Parameter	N	IIL	СО	M'L	М	MIL COM'L		Units	Fig. No. 5 5 9 9 9	
		Min.¹	Max.	Min.1	Max.	Min.1	Max.	Min.¹	Max.		5 5 9 9
t _{PLH} t _{PHL}	Clock to Data Output	1.5	7.0	1.5	6.0	1.5	6.0	1.5	5.1	ns ns	5
t _{pLH} t _{pHL}	S0, S1 To Data Output	1.5	7.0	1.5	6.0	1.5	6.0	1.5	5.1	ns ns	5
t _s	Setup Time Input Data to Clock	2.8	_	2.5	_	1.5	-	1.5	_	ns	9
t _H	Hold Time Input Data to Clock	2.0	-	2.0	_	1.0	_	1.0	_	ns	
t _s	Setup Time Instruction (Reg. Enable) to Clock	4.5 2.0	_ _	4.0 2.0	-	2.0 1.0	- -	2.0 1.0	<u>-</u>	ns ns	9
t _H	Hold Time Instruction (Reg. Enable) to Clock	4.5 2.0	-	4.0 2.0	-	2.0 1.0	_ _	2.0 1.0	<u>-</u>	ns ns	9
t _{PHZ} t _{PLZ}	Output Disable Time	1.5	6.0	1.5	6.0	1.5	6.0	1.5	5.1	ns ns	8 7
t _{PZH} t _{PZL}	Output Enable Time	1.5	7.0	1.5	6.0	1.5	6.0	1.5	5.1	ns ns	8 7
t _w (H) t _w (L)	Clock Pulse Width, High or Low	6.0	+	5.5	_	5.0	_	4.0		ns ns	5 5

Notes

1803 Tbl 08

^{1.} Minimum limits are guaranteed but not tested on Propagation Delays. AC Characteristics guaranteed with $\rm C_L$ = 50pF as shown in Figure 1.

ORDERING INFORMATION



3/02/92 - 5