
Features

- Low Power
 - 25 mA Maximum (Active)
 - 30 µA Maximum (Standby)
- 3.3 V ± 10% Supply
- Fully Static: No Clock Required
- Two Control inputs (CE and OE)
- TTL Compatible Inputs and Outputs
- 28-Pin SOIC Surface Mount Packages
- JEDEC Pinout

Block Diagram



Description

The AT38LV256 is a high performance CMOS static Random Access Memory. Its 256K of memory is organized as 32768 words by eight-bits. Manufactured with an advanced CMOS technology, the AT38LV256 offers access times down to 70 ns. When the AT38LV256 is deselected, the standby current is just 30 µA.

The AT38LV256 powers fown to the standby mode when deselected ($\overline{\text{CE}}$ is HIGH). The I/O pins remain in the high impedance state unless the chip is selected ($\overline{\text{CE}}$ is LOW), the outputs are enabled ($\overline{\text{OE}}$ is LOW), and Write Enable is not active ($\overline{\text{WE}}$ is HIGH).

The ATSSL V256 is completely TTL compatible and requires a single 3.3-volt power supply. The device is fully static and does not need any clocks or refresh control signals for operation.

Pin Configurations

Pin Name	Function
A ₀ -A ₁₄	Addresses
I/O ₁ -I/O ₈	Outputs
CE	Chip Enable
Œ	Output Enable
WE	Write Enable
Vcc, GND	Power, Ground

	_	_,,	TOP TH		•
	- 1		$\overline{}$	1	
A14	d	1	28	Ь	VCC
A12	d	2	27	ь	WE
A 7	d	3	26	þ	A13
A6	d	2 3 4 5 6 7 8	25	Þ	A8 A9 A11
A6 A5 A4 A3 A2 A1 A0	d	5	24	Þ	A9
A4	ㅁ	6	23	Þ	A11
A3	d	7	22	Þ	ŌE A10
A2	₫	8	21	Þ	A10
A1	d	9	20	Þ	CE
AO	d	10	19	Þ	I/O8
VO1 VO2 VO3		11 12 13	27 26 25 24 23 22 21 20 19 18 17 16	anannananan	1/07 1/06 1/05
1/02	d	12	17	Þ	1/06
VO3	Ц	13	16	þ	1/05

SOIC Top View



256K (32K x 8) Low Voltage CMOS SRAM

Preliminary

6-27

1074177 0005404 472 **■**



Absolute Maximum Ratings*

Temperature Under Bias55° C to 125° C
Storage Temperature65° C to 150° C
All Input Voltages (including NC Pins) with Respect to Ground0.3 V ⁽¹⁾ to Vcc + 0.3 V
All Output Voltages with Respect to Ground0.3 V ⁽¹⁾ to V _{CC} + 0.3 V
Maximum Supply Voltage+7.0 V

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

1. Minimum input voltages are -3.5 V for pulse width less than 20 ns.

Device Operation

READ: When CE is LOW, OE is LOW, and WE is HIGH, the eight bits of data stored at the memory location determined by the address input (pins A₀ through A₁₄) are inserted on the data outputs (pins I/O₁ through I/O₈).

WRITE: When CE is LOW and WE is LOW, the eight bits of data placed on the input pins (I/O1 through I/O8) are stored at the memory location determined by the address input (pins Ao through A₁₄).

Operating Modes

MODE\PIN	CE	ŌĒ	WE	1/0
Read	L	L	Н	Dout
Write	L	X ⁽¹⁾	L	DiN
Standby (Not Selected)	Н	х	Х	High Z
Output Disable (High Impedance)	х	Н	х	High Z

Note: 1. X can be L (Low) or H (High)

D.C. and A.C. Operating Range

	AT38LV256
Operating Temperature (Ambient) Commercial	0°C - 70°C
Vcc Power Supply	3.3 V ± 10%

AT38LV256

6-28

D.C. and Operating Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Units
lu	Input Load Current	VIN = 0 to VCC			2	μΑ
Ісо	Output Leakage Current	CE = 2.2 V to Vcc + 0.3 V or OE = 2.2 V to Vcc + 0.3 V or WE = -0.3 V to 0.8 V V _{I/O} = 0 to Vcc			30	μΑ
ISB1	Standby Current (CMOS)	CE ≥ V _{CC} - 0.2 V, V _{IN} = (V _{CC} - 0.2 V) or ≤ 0.2 V			30	μΑ
ISB2	Standby Current (TTL)	CE = 2.2 V to V _{CC} +0.3 V, V _{IN} = V _{IL} or V _{IH}			2.5	mA
Icc	Vcc Active Current (TTL)	CE = -0.3 V to 0.5 V, I _{OUT} = 0 mA, min cycle			25	mA
V _{IL} (1)	Input Low Voltage		-0.3 ⁽²⁾		0.5	V
V _{IH} ⁽¹⁾	Input High Voltage		2.2 V		Vcc + 0.3	٧
Vol	Output Low Voltage	IoL = 1.0 mA			0.4	٧
Vон	Output High Voltage	IOH = -0.5 mA	2.4			V

Note: 1. These are voltages with repect to device GND.


Pin Capacitance $(f = 1 \text{ MHz}, T = 25^{\circ}\text{C})^{(1)}$

Symbol	Parameter	Conditions	Min	Max	Units	
Cout	Input/Output Capacitance	Vout = 0 V		10	pF	
Cin	Input Capacitance	VIN = 0 V		10	pF	

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.

Output Test Load

Figure 1



Condition
ViH = 3.0 V
VIL = 0 V
t _R = 5 ns
t _F = 5 ns
1.5 V
See Figure 1

Notes: 1. Capacitance Load includes scope and jig capacitances.

2. For tooe, tooe, tood, twoe, twod.



6-29

1074177 0005406 245 4

^{2.} $V_{IL} = -3.0 \text{ V}$ for pulse width less than 20 ns.



A.C. Characteristics for Read

Symbol		AT38LV256-70		AT38LV256-12		
	Parameter	Min	Max	Min	Max	Units
trc	Read Cycle Time	70		120		ns
tacc	Address Access Time		70		120	ns
tcE	CE Access Time		70		120	ns
toE	OE Access Time		35		60	ns
tон	Output Hold Time	10		10		ns
tcoe (1)	CE Output Enable Time	10		10		ns
tooe (1)	OE Output Enable Time	5		5		ns
tcop (1)	CE Output Disable Time		30		40	ns
toop (1)	OE Output Disable Time		30		40	ns

A.C. Characteristics for Write

		· · · · · · · · · · · · · · · · · · ·						
Symbol		AT38LV256-70		AT38LV256-12				
	Parameter	Min	Max	Min	Мах	Units		
twc	Write Cycle Time	70		120		ns		
tas	Address Setup Time	0		0		ns		
twp	Write Pulse Width	45		100		ns		
tcw	CE Setup Time	70		110		ns		
twn	Write Recovery Time	5		5		ns		
tos	Data Setup Time	30		70		ns		
tон	Data Hold Time	0		0		ns		
twoe (1)	WE Output Enable Time	10		10		ns		
twop (1)	WE Output Disable Time		30		40	ns		


Note: 1. Transition is measured by ±500 mV from the normal state with the output test load circuit, condition 2. This parameter is sampled and is not 100% tested.

AT38LV256 .


1074177 0005407 181 =

6-30

A.C. Waveforms for Read Cycle (1)



A.C. Waveforms for Write Cycle 1 (WE Write) (6)






6-31

1074177 000540A O1A **=**



A.C. Waveforms for Write Cycle 2 (WE Write) (6)



Notes:

- 1. During a Read Cycle, WE should be HIGH.
- During this period, I/O pins are in the output state.
 A Write occurs when CE and WE are LOW at the same time. A Write begins at the latest transition among CE going LOW, and WE going LOW.

A Write ends at the earliest transition among CE going HIGH, and WE going HIGH.

two is measured from the beginning of Write to the end of Write.

- 4. tcw is measured from the later of CE going LOW or going HIGH to the end of Write.
- 5. If CE or OE is HIGH, or WE is LOW, Dour goes to a high impedance state.
- 6. During a write cycle, $\overline{OE} = V_{IH}$ or V_{IL} .
- 7. Dour is equal to the Input Data written during the same cycle.

AT38LV256

6-32

1074177 0005409 T54 I

Ordering Information

tacc	Icc	(mA)	Ordering Code	Package	Operation Range
(ns)	Active	Standby		rackage	Operation range
70	25	0.03	AT38LV256-70RC	28R	Commercial (0° to 70°C)
120	25	0.03	AT38LV256-12RC	28R	Commercial (0° to 70°C)

	Package Type
28R	28 Lead, 0.330" Wide, Plastic Gull Wing Small Outline (SOIC)



6-33

1074177 0005410 776