


8-Bit CMOS Microcontrollers with A/D Converter

PIC16LC74B-16/PTL16 Microcontroller Core Features:

- · High-performance RISC CPU
- · Specially tested
 - 16MHz @ 3V
- · Only 35 single word instructions to learn
- All single cycle instructions except for program branches which are two cycle
- Operating speed: DC 16 MHz clock input
 DC 250 ns instruction cycle
- 4K x 14 words of Program Memory, 192 x 8 bytes of Data Memory (RAM)
- · Interrupt capability
- · Eight level deep hardware stack
- · Direct, indirect and relative addressing modes
- · Power-on Reset (POR)
- Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Watchdog Timer (WDT) with its own on-chip RC oscillator for reliable operation
- · Programmable code-protection
- · Power saving SLEEP mode
- · Selectable oscillator options
- Low-power, high-speed CMOS EPROM technology
- Wide operating voltage range: 2.5V to 5.5V
- · High Sink/Source Current 25/25 mA
- Commercial, Industrial and Automotive temperature ranges
- · Low-power consumption:
 - < 5 mA @ 5V, 4 MHz
 - 23 μA typical @ 3V, 32 kHz
 - < 3 μA typical standby current

Pin Diagram:



Peripheral Features:

- · Timer0: 8-bit timer/counter with 8-bit prescaler
- Timer1: 16-bit timer/counter with prescaler can be incremented during sleep via external crystal/clock
- Timer2: 8-bit timer/counter with 8-bit period register, prescaler and postscaler
- Capture, Compare, PWM module(s)
 - Capture is 16 bit, max. resolution is 15.6 ns
 - Compare is 16 bit, max. resolution is 250 ns
 - PWM max. resolution is 10 bit
- · 8-bit multichannel analog-to-digital converter
- Synchronous Serial Port (SSP) with SPI[™] and I²C[™]
- Universal Synchronous Asynchronous Receiver Transmitter (USART/SCI)
- Parallel Slave Port (PSP), 8-bits wide, with external RD, WR and CS controls
- Brown-out detection circuitry for Brown-out Reset (BOR) Pin Diagrams

Table of Contents

1.0 General Description	3
2.0 Electrical Characteristics	
3.0 DC and AC Characteristics Graphs and Tables	
4.0 Packaging Information	
Index	
On-Line Support	35
Reader Response	
Product Identification System	

To Our Valued Customers

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number. e.g., DS30000A is version A of document DS30000.

Errata

An errata sheet may exist for current devices, describing minor operational differences (from the data sheet) and recommended workarounds. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- · Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)
- The Microchip Corporate Literature Center; U.S. FAX: (602) 786-7277

When contacting a sales office or the literature center, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Corrections to this Data Sheet

We constantly strive to improve the quality of all our products and documentation. We have spent a great deal of time to ensure that this document is correct. However, we realize that we may have missed a few things. If you find any information that is missing or appears in error, please:

- · Fill out and mail in the reader response form in the back of this data sheet.
- E-mail us at webmaster@microchip.com.

We appreciate your assistance in making this a better document.

1.0 GENERAL DESCRIPTION

This data sheet covers the PIC16LC74B-16/PTL16 device. The functional characteristics of this device are identical to the PIC16LC74B. For electrical specifications, see the electrical specifications contained within this document. For all other information about this device, see the PIC16C63A/65B/73B/74B data sheet (DS30605).


NOTES:

2.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings (†) Ambient temperature under bias55°C to +125°C Storage temperature-65°C to +150°C Voltage on any pin with respect to Vss (except VDD, MCLR, and RA4)......-0.3V to (VDD + 0.3V) Note 1: Power dissipation is calculated as follows: Pdis = VDD x {IDD - \sum IOH} + \sum {(VDD-VOH) x IOH} + \sum (Vol x IOL) Note 2: Voltage spikes below Vss at the MCLR/VPP pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100 Ω should be used when applying a "low" level to the \overline{MCLR}/VPP pin rather than pulling this pin directly to Vss.

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device, at those or any other conditions above those indicated in the operation listings of this specification, is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

FIGURE 2-1: PIC16LC74B-16/PTL16 VOLTAGE-FREQUENCY GRAPH



2.1 DC Characteristics: PIC16LC74B-16/PTL-04 (Commercial)

DC CHA	RACTE	RISTICS	Standa Operatir	•	_		ons (unless otherwise stated) C ≤ TA ≤ +70°C for commercial
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
D001	V DD	Supply Voltage	2.5 VBOR*	-	5.5 5.5	V	RC, LP, XT, HS osc modes (DC - 4 MHz) BOR enabled (Note 7)
D002*	V DR	RAM Data Retention Voltage (Note 1)	-	TBD	-	٧	
D003	VPOR	VDD Start Voltage to ensure internal Power-on Reset signal	-	Vss	ı	V	
D004* D004A*	SVDD	VDD Rise Rate to ensure internal Power-on Reset signal	0.05 TBD	-	-	V/mS V/mS	PWRT enabled (PWRTE bit clear) PWRT disabled (PWRTE bit set)
D005	V BOR	Brown-out Reset voltage trip point	3.65	-	4.35	٧	BODEN bit set
D010	IDD	Supply Current (Note 2, 5)	-	2.0	3.8	mA	XT, RC osc modes FOSC = 4 MHz, VDD = 3.0V (Note 4)
			-	3.0	6.0	mA	HS oscillator mode Fosc = 16MHz, VDD = 3.0V
D010A			-	22.5	48	μΑ	LP osc mode FOSC = 32 kHz, VDD = 3.0V, WDT disabled
D021	IPD	Power-down Current (Note 3, 5)	-	0.9	5	μА	VDD = 3.0V, WDT disabled, 0°C to +70°C
		Module Differential Current (Note 6)					
D022* D022A*	∆lwdt ∆lbor	Watchdog Timer Brown-out Reset	-	6.0 350	20 425	μA μ A	WDTE bit set, VDD = 4.0V BODEN bit set, VDD = 5.0V

- These parameters are characterized but not tested.
- † Data in "Typ" column is at 3V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: This is the limit to which VDD can be lowered without losing RAM data.
 - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.
 - The test conditions for all IDD measurements in active operation mode are:
 - OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD.
 - MCLR = VDD; WDT enabled/disabled as specified.
 - 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.
 - 4: For RC osc mode, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.
 - 5: Timer1 oscillator (when enabled) adds approximately 20 μ A to the specification. This value is from characterization and is for design guidance only. This is not tested.
 - **6:** The Δ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.
 - 7: When BOR is enabled, the device will operate correctly until the VBOR voltage trip point is reached.

2.2 <u>DC Characteristics:</u> <u>PIC16LC74B-16/PTL-04 (Commercial)</u>

DC CHA	RACTE		Standard Operating Conditions (unless otherwise stated) Operating temperature $0^{\circ}C \leq TA \leq +70^{\circ}C$ for commercial								
							escribed in DC spec Section 2.1				
Param No.	Sym	Characteristic	Min	Тур†	Max	Units					
	VIL	Input Low Voltage I/O ports									
D030 D030A		with TTL buffer	Vss Vss		0.15VDD 0.8V	V V	For entire VDD range 4.5V ≤ VDD ≤ 5.5V				
D031		with Schmitt Trigger buffer	Vss	-	0.2V DD	٧					
D032		MCLR, OSC1 (in RC mode)	Vss	-	0.2V DD	٧					
D033		OSC1 (in XT, HS and LP modes)	Vss	1	0.3V DD	V	Note1				
	VIH	Input High Voltage I/O ports		ı							
D040		with TTL buffer	2.0	-	VDD	٧	4.5V ≤ V _{DD} ≤ 5.5V				
D040A			0.25VDD + 0.8V	-	VDD	V	For entire VDD range				
D041		with Schmitt Trigger buffer	0.8V DD	-	VDD	٧	For entire VDD range				
D042		MCLR	0.8VDD	-	VDD	V					
D042A		OSC1 (XT, HS and LP modes)	0 .7 V DD	-	VDD	V	Note1				
D043		OSC1 (in RC mode) Input Leakage Current (Notes 2, 3)	0.9VDD	-	V DD	V					
D060	IIL	I/O ports	-	-	±1	μА	Vss ≤ VPIN ≤ VDD, Pin at hi-impedance				
D061		MCLR, RA4/T0CKI	-	-	±5	μΑ	Vss ≤ VPIN ≤ VDD				
D063		OSC1	-	-	±5	μA	Vss ≤ VPIN ≤ VDD, XT, HS and LP osc modes				
D070	IPURB	PORTB weak pull-up current	50	250	400	μΑ	VDD = 5V, VPIN = VSS				
D080	Vol	Output Low Voltage I/O ports	-	•	0.6	V	IOL = 8.5 mA, VDD = 4.5V, -40°C to +85°C				
			-	-	0.6	V	IOL = 7.0 mA, VDD = 4.5V, -40°C to +125°C				
D083		OSC2/CLKOUT (RC osc mode)	-	1	0.6	V	IOL = 1.6 mA, VDD = 4.5V, -40°C to +85°C				
			-	ı	0.6	٧	IOL = 1.2 mA, VDD = 4.5V, -40°C to +125°C				
D090	Vон	Output High Voltage I/O ports (Note 3)	V DD- 0 .7	ı	-	٧	IOH = -3.0 mA, VDD = 4.5V, -40°C to +85°C				

^{*} These parameters are characterized but not tested.

[†] Data in "Typ" column is at 3V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator mode, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the device be driven with external clock in RC mode.

^{2:} The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

^{3:} Negative current is defined as current sourced by the pin.

2.2 <u>DC Characteristics:</u> <u>PIC16LC74B-16/PTL-04 (Commercial)</u> (Cont.'d)

			Standard Operating Conditions (unless otherwise stated)							
DC CHA	RACTE	RISTICS					Ta \leq +70°C for commercial			
			Operating	voltage	VDD rang	e as de	scribed in DC spec Section 2.1			
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions			
			VDD-0.7	ı	-	V	IOH = -2.5 mA, VDD = 4.5V, -40°C to +125°C			
D092		OSC2/CLKOUT (RC osc mode)	V DD- 0 .7	-	-	V	IOH = -1.3 mA, VDD = 4.5V, -40°C to +85°C			
			V DD- 0 .7	-	-	V	IOH = -1.0 mA, VDD = 4.5V, -40°C to +125°C			
D150*	VOD	Open-Drain High Voltage	-	-	8.5	V	RA4 pin			
		Capacitive Loading Specs on Output Pins								
D100	Cosc2	OSC2 pin	-	-	15	pF	In XT, HS and LP modes when external clock is used to drive OSC1.			
D101	Сю	All I/O pins and OSC2 (in RC mode)	-	-	50	pF				
D102	Cb	SCL, SDA in I ² C mode	-	-	400	рF				

^{*} These parameters are characterized but not tested.

- **Note 1:** In RC oscillator mode, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the device be driven with external clock in RC mode.
 - 2: The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
 - 3: Negative current is defined as current sourced by the pin.

[†] Data in "Typ" column is at 3V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

2.3 AC (Timing) Characteristics

2.3.1 TIMING PARAMETER SYMBOLOGY

The timing parameter symbols have been created using one of the following formats:

1. TppS2pp	S	3. Tcc:st	(I ² C specifications only)
2. TppS		4. Ts	(I ² C specifications only)
Т			
F	Frequency	Т	Time
Lowercas	e letters (pp) and their meanings:		
pp			
СС	CCP1	osc	OSC1
ck	CLKOUT	rd	RD
cs	CS	rw	RD or WR
di	SDI	sc	SCK
do	SDO	ss	SS
dt	Data in	t0	TOCKI
io	I/O port	t1	T1CKI
mc	MCLR	wr	WR
	e letters and their meanings:		
S			
F	Fall	P	Period
H	High	R	Rise
1	Invalid (Hi-impedance)	\ V	Valid
L	Low	Z	Hi-impedance
I ² C only			
AA	output access	High	High
BUF	Bus free	Low	Low
Tcc:st (l ²	C specifications only)		
CC			
HD	Hold	SU	Setup
ST			
DAT	DATA input hold	STO	STOP condition
STA	START condition		

2.3.2 TIMING CONDITIONS

The temperature and voltages specified in Table 2-1 apply to all timing specifications unless otherwise noted. Figure 2-2 specifies the load conditions for the timing specifications.

TABLE 2-1: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC

AC CHARACTERISTICS


Standard Operating Conditions (unless otherwise stated)

Operating temperature 0°C ≤ Ta ≤ +70°C for commercial

Operating voltage VDD range as described in DC spec Section 2.1.

LC parts operate for commercial/industrial temp's only.

FIGURE 2-2: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



2.3.3 TIMING DIAGRAMS AND SPECIFICATIONS

FIGURE 2-3: EXTERNAL CLOCK TIMING




TABLE 2-2: EXTERNAL CLOCK TIMING REQUIREMENTS

Param No.	Sym	Characteristic	Min (Note 2)	Тур†	Max (Note 3)	Units	Conditions
1A	Fosc	External CLKIN Frequency	DC	_	4	MHz	RC and XT osc modes
		(Note 1)	DC	_	4	MHz	HS osc mode (-04)
			DC	_	20	MHz	HS osc mode (-20)
			DC	_	200	kHz	LP osc mode
		Oscillator Frequency	DC	_	4	MHz	RC osc mode
		(Note 1)	0.1	_	4	MHz	XT osc mode
			4	_	20	MHz	HS osc mode
			5		200	kHz	LP osc mode
1	Tosc	External CLKIN Period	250	_	_	ns	RC and XT osc modes
		(Note 3)	250		_	ns	HS osc mode (-04)
			50		_	ns	HS osc mode (-20)
			5	_	_	μs	LP osc mode
		Oscillator Period	250	_	_	ns	RC osc mode
		(Note 3)	250		10,000	ns	XT osc mode
			250	_	250	ns	HS osc mode (-04)
			50		250	ns	HS osc mode (-20)
			5	_	_	μs	LP osc mode
2	TCY	Instruction Cycle Time (Note 1)	200	_	DC	ns	Tcy = 4/FOSC
3*	TosL,	External Clock in (OSC1) High	100	_		ns	XT oscillator
	TosH	or Low Time	2.5	_	_	μs	LP oscillator
			15			ns	HS oscillator
4*	TosR,	External Clock in (OSC1) Rise	_	_	25	ns	XT oscillator
	TosF	or Fall Time		_	50	ns	LP oscillator
			_		15	ns	HS oscillator

^{*} These parameters are characterized but not tested.

Note 1: Instruction cycle period (TCY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption.

- 2: All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin.
- 3: When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 2-4: CLKOUT AND I/O TIMING




TABLE 2-3: CLKOUT AND I/O TIMING REQUIREMENTS

Param	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
No.							
10*	TosH2ckL	OSC1↑ to CLKOUT↓	_	75	200	ns	Note 1
11*	TosH2ckH	OSC1↑ to CLKOUT↑	_	75	200	ns	Note 1
12*	TckR	CLKOUT rise time	_	35	100	ns	Note 1
13*	TckF	CLKOUT fall time	_	35	100	ns	Note 1
14*	TckL2ioV	CLKOUT ↓ to Port out valid	_		0.5TcY + 20	ns	Note 1
15*	TioV2ckH	Port in valid before CLKOUT ↑	Tosc + 200	_	_	ns	Note 1
16*	TckH2iol	Port in hold after CLKOUT ↑	0		_	ns	Note 1
17*	TosH2ioV	OSC1 [↑] (Q1 cycle) to Port out valid	_	50	150	ns	
18A*	TosH2iol	OSC1 [↑] (Q2 cycle) to Port input invalid (I/O in hold time)	200	_	_	ns	
19*	TioV2osH	Port input valid to OSC1↑ (I/O in setup time)	0	_	_	ns	
20A*	TioR	Port output rise time	_		80	ns	
21A*	TioF	Port output fall time	_	_	80	ns	
22††*	Tinp	INT pin high or low time	Tcy		_	ns	
23††*	Trbp	RB7:RB4 change INT high or low time	Tcy	_	_	ns	

These parameters are characterized but not tested.

Note 1: Measurements are taken in RC mode where CLKOUT output is 4 x Tosc.

[†] Data in "Typ" column is at 3V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

^{††} These parameters are asynchronous events not related to any internal clock edge.

FIGURE 2-5: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING




FIGURE 2-6: BROWN-OUT RESET TIMING




TABLE 2-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER AND BROWN-OUT RESET REQUIREMENTS

Parameter	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
No.							
30	TmcL	MCLR Pulse Width (low)	2	_	_	μs	VDD = 5V, -40°C to +125°C
31*	Twdt	Watchdog Timer Time-out Period (No Prescaler)	7	18	33	ms	VDD = 5V, -40°C to +125°C
32	Tost	Oscillation Start-up Timer Period	_	1024 Tosc	_	_	TOSC = OSC1 period
33*	Tpwrt	Power-up Timer Period	28	72	132	ms	VDD = 5V, -40°C to +125°C
34	Tioz	I/O Hi-impedance from MCLR Low or WDT reset	_	_	2.1	μs	
35	TBOR	Brown-out Reset Pulse Width	100	_	1	μs	VDD ≤ BVDD (D005)

^{*} These parameters are characterized but not tested.

[†] Data in "Typ" column is at 3V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

TOCKI

TO

FIGURE 2-7: TIMERO AND TIMER1 EXTERNAL CLOCK TIMINGS

TABLE 2-5: TIMERO AND TIMER1 EXTERNAL CLOCK REQUIREMENTS

Param No.	Sym	(Characteristic		Min	Тур†	Max	Units	Conditions
40*	TtoH	T0CKI High Pulse V	Vidth	No Prescaler	0.5Tcy + 20	_	_	ns	Must also meet
					10	_	_	ns	parameter 42
41*	TtOL	T0CKI Low Pulse W	/idth	No Prescaler	0.5Tcy + 20	_	_	ns	Must also meet
				With Prescaler	10	_	_	ns	parameter 42
42*	TtoP	T0CKI Period		No Prescaler	Tcy + 40	-	_	ns	
				With Prescaler	Greater of:	_	_	ns	N = prescale value
					20 or <u>Tcy + 40</u> N				(2, 4,, 256)
45*	Tt1H	1H T1CKI High Time	Synchronous, Prescaler = 1		0.5Tcy + 20		_	ns	Must also meet
			Synchronous, Prescaler = 2,4,8		25	_	_	ns	parameter 47
			Asynchronous		50	_	_	ns	
46*	Tt1L	T1CKI Low Time	Synchronous, F	rescaler = 1	0.5Tcy + 20	_	_	ns	Must also meet
			Synchronous, Prescaler = 2,4,8		25	_	_	ns	parameter 47
			Asynchronous		50	_	_	ns	
47*	Tt1P	T1CKI input period	Synchronous Asynchronous		<u>Greater of:</u> 50 OR <u>TCY + 40</u> N				N = prescale value (1, 2, 4, 8)
					100	_	_	ns	
	Ft1	Timer1 oscillator inp (oscillator enabled b	ut frequency range y setting bit T1OSCEN)		DC	-	200	kHz	
48	TCKEZtmr1	Delay from external	clock edge to tir	ner increment	2Tosc	l —	7Tosc		

These parameters are characterized but not tested.

[†] Data in "Typ" column is at 3V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 2-8: CAPTURE/COMPARE/PWM TIMINGS (CCP1 AND CCP2)




TABLE 2-6: CAPTURE/COMPARE/PWM REQUIREMENTS (CCP1 AND CCP2)

Param No.	Sym		Characteristic	Min	Тур†	Max	Units	Conditions
50*	TccL CCP1 and CCP2		No Prescaler	0.5Tcy + 20	_	_	ns	
	input low time	With Prescaler	20	_	_	ns		
51*	ТссН	CCP1 and CCP2	No Prescaler	0.5Tcy + 20	_	_	ns	
		input high time	With Prescaler	20	_	_	ns	
52*	ТссР	CCP1 and CCP2 ir	CCP1 and CCP2 input period		_	_		N = prescale value (1,4 or 16)
53*	TccR	CCP1 and CCP2 output rise time		_	25	45	ns	
54*	TccF	CCP1 and CCP2 o	utput fall time	_	25	45	ns	

^{*} These parameters are characterized but not tested.

[†] Data in "Typ" column is at 3V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested

RE2/CS

RE0/RD

RE1/WR

RD7:RD0

Note: Refer to Figure 2-2 for load conditions.

FIGURE 2-9: PARALLEL SLAVE PORT TIMING (PIC16LC74B-16/PTL16)

TABLE 2-7: PARALLEL SLAVE PORT REQUIREMENTS (PIC16LC74B-16/PTL16)

Parameter No.	Sym	Characteristic I		Тур†	Max	Units	Conditions
62*	TdtV2wrH	Data in valid before WR↑ or CS↑ (setup time)	20	1	1	ns	
63*	TwrH2dtl	WR↑ or CS↑ to data–in invalid (hold time)	35	_	_	ns	
64	TrdL2dtV	RD↓ and CS↓ to data–out valid		_	80	ns	
65*	TrdH2dtl	RD↑ or CS↑ to data–out invalid	10	-	30	ns	

^{*} These parameters are characterized but not tested.

[†] Data in "Typ" column is at 3V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note: Refer to Figure 2-2 for load conditions.

SCK (CKP = 0)

SCK (CKP = 1)

SCK (C

FIGURE 2-10: EXAMPLE SPI MASTER MODE TIMING (CKE = 0)

TABLE 2-8: EXAMPLE SPI MODE REQUIREMENTS (MASTER MODE, CKE = 0)

Param. No.	Symbol	Characteristic		Min	Тур†	Max	Units	Conditions
70	TssL2scH, TssL2scL	SS↓ to SCK↓ or SCK↑ input		Tcy			ns	
71	TscH	SCK input high time	SCK input high time Continuous		_		ns	
71A		(slave mode)	Single Byte	40	_		ns	Note 1
72	TscL	SCK input low time	Continuous	1.25Tcy + 30	_		ns	
72 A		(slave mode)	Single Byte	40	_	_	ns	Note 1
73	TdiV2scH, TdiV2scL	Setup time of SDI data inpo	100	_	_	ns		
73A	Тв2в	Last clock edge of Byte1 to edge of Byte2	the 1st clock	1.5Tcy + 40	_	_	ns	Note 1
74	TscH2diL, TscL2diL	Hold time of SDI data input	t to SCK edge	100	_	_	ns	
75	TdoR	SDO data output rise time		_	20	45	ns	
76	TdoF	SDO data output fall time		_	10	25	ns	
78	TscR	SCK output rise time (mas	ter mode)	_	20	45	ns	
79	TscF	SCK output fall time (master mode)		_	10	25	ns	
80	TscH2doV, TscL2doV	SDO data output valid afte	r SCK edge	_		100	ns	

[†] Data in "Typ" column is at 3V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Specification 73A is only required if specifications 71A and 72A are used.

SCK (CKP = 0)

SCK (CKP = 1)

SCK (CKP = 1)

SDO

MSb | BIT6 | --1 | LSb | IN

Note: Refer to Figure 2.1 for load conditions.

FIGURE 2-11: EXAMPLE SPI MASTER MODE TIMING (CKE = 1)

TABLE 2-9: EXAMPLE SPI MODE REQUIREMENTS (MASTER MODE, CKE = 1)

Param. No.	Symbol	Characteristic		Min	Тур†	Max	Units	Conditions
71	TscH	SCK input high time	Continuous	1.25Tcy + 30	_	_	ns	
71A		(slave mode)	Single Byte	40	_	_	ns	Note 1
72	TscL	SCK input low time	Continuous	1.25Tcy + 30		_	ns	
72A		(slave mode)	Single Byte	40	_	_	ns	Note 1
73	TdiV2scH, TdiV2scL	Setup time of SDI data input to SCK edge		100	_	_	ns	
73A	Тв2в	Last clock edge of Byte1 to the 1st clock edge of Byte2		1.5Tcy + 40	_	_	ns	Note 1
74	TscH2diL, TscL2diL	Hold time of SDI data input to SCK edge		100	_	_	ns	
75	TdoR	SDO data output rise time	e		20	45	ns	
76	TdoF	SDO data output fall time		_	10	25	ns	
78	TscR	SCK output rise time (ma	ster mode)		20	45	ns	
79	TscF	SCK output fall time (mas	ter mode)	_	10	25	ns	
80	TscH2doV, TscL2doV	SDO data output valid after SCK edge			_	100	ns	
81	TdoV2scH, TdoV2scL	SDO data output setup to	SCK edge	Tcy	_	_	ns	

[†] Data in "Typ" column is at 3V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Specification 73A is only required if specifications 71A and 72A are used.




FIGURE 2-12: EXAMPLE SPI SLAVE MODE TIMING (CKE = 0)

TABLE 2-10: EXAMPLE SPI MODE REQUIREMENTS (SLAVE MODE TIMING (CKE = 0)

Param. No.	Symbol	Characteris	tic	Min	Тур†	Max	Units	Conditions
70	TssL2scH, TssL2scL	SS↓ to SCK↓ or SCK↑ input		Tcy	_	_	ns	
71	TscH	SCK input high time	Continuous	1.25Tcy + 30	_	_	ns	
71A		(slave mode)	Single Byte	40	_	_	ns	Note 1
72	TscL	SCK input low time	Cinput low time Continuous		_	_	ns	
72A		(slave mode) Single Byte		40	_	_	ns	Note 1
73	TdiV2scH, TdiV2scL	Setup time of SDI data input to SCK edge		100	_	_	ns	
73A	Тв2в	Last clock edge of Byte1 to the 1st clock edge of Byte2		1.5Tcy + 40	_	_	ns	Note 1
74	TscH2diL, TscL2diL	Hold time of SDI data inpu	it to SCK edge	100	_	_	ns	
75	TdoR	SDO data output rise time	ı		20	45	ns	
76	TdoF	SDO data output fall time		_	10	25	ns	
77	TssH2doZ	SS↑ to SDO output hi-imp	edance	10	_	50	ns	
78	TscR	SCK output rise time (mas	ster mode)		20	45	ns	
79	TscF	SCK output fall time (mast	ter mode)	_	10	25	ns	
80	TscH2doV, TscL2doV	SDO data output valid after SCK edge			_	100	ns	
83	TscH2ssH, TscL2ssH	SS ↑ after SCK edge		1.5Tcy + 40	_		ns	

[†] Data in "Typ" column is at 3V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Specification 73A is only required if specifications 71A and 72A are used.




FIGURE 2-13: EXAMPLE SPI SLAVE MODE TIMING (CKE = 1)

TABLE 2-11: EXAMPLE SPI SLAVE MODE REQUIREMENTS (CKE = 1)

Param. No.	Symbol	Characteri	stic	Min	Тур†	Max	Units	Conditions
70	TssL2scH, TssL2scL	SS↓ to SCK↓ or SCK↑ input		Tcy	_		ns	
71	TscH	SCK input high time	Continuous	1.25Tcy + 30	_	_	ns	
71A		(slave mode)	Single Byte	40	_	_	ns	Note 1
72	TscL	SCK input low time	Continuous	1.25Tcy + 30	-	_	ns	
72 A		(slave mode) Single Byte		40	_	_	ns	Note 1
73A	Тв2в	Last clock edge of Byte1 to the 1st clock edge of Byte2		1.5Tcy + 40	-	_	ns	Note 1
74	TscH2diL, TscL2diL	Hold time of SDI data input to SCK edge		100	-	_	ns	
75	TdoR	SDO data output rise tim	ne		20	45	ns	
76	TdoF	SDO data output fall time	е	_	10	25	ns	
77	TssH2doZ	SS↑ to SDO output hi-in	npedance	10	_	50	ns	
78	TscR	SCK output rise time (m	aster mode)	_	20	45	ns	
79	TscF	SCK output fall time (ma	ster mode)	_	10	25	ns	
80	TscH2doV, TscL2doV	SDO data output valid after SCK edge		_	_	100	ns	
82	TssL2doV	SDO data output valid a	fter SS ↓ edge		_	100	ns	
83	TscH2ssH, TscL2ssH	SS ↑ after SCK edge		1.5Tcy + 40	_		ns	

[†] Data in "Typ" column is at 3V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Specification 73A is only required if specifications 71A and 72A are used.

FIGURE 2-14: I²C BUS START/STOP BITS TIMING




TABLE 2-12: I²C BUS START/STOP BITS REQUIREMENTS

Parameter No.	Sym	Charac	Characteristic		Тур	Max	Units	Conditions
90*	Tsu:sta	START condition	100 kHz mode	4700	_	_	ns	Only relevant for repeated START
		Setup time	400 kHz mode	600	—	_	113	condition
91*	THD:STA	START condition	100 kHz mode	4000	_	_	ns	After this period the first clock
		Hold time	400 kHz mode	600	_	_	115	pulse is generated
92*	Tsu:sto	STOP condition	100 kHz mode	4700	_	_	ns	
		Setup time	400 kHz mode	600	_	_	115	
93	THD:STO	STOP condition	100 kHz mode	4000	<u> </u>	_	ns	
		Hold time	400 kHz mode	600	_	_	115	

^{*} These parameters are characterized but not tested.

FIGURE 2-15: I²C BUS DATA TIMING




TABLE 2-13: I²C BUS DATA REQUIREMENTS

Parameter No.	Sym	Characte	ristic	Min	Max	Units	Conditions
100*	THIGH	Clock high time	100 kHz mode	4.0	_	μs	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	0.6	_	μs	Device must operate at a minimum of 10 MHz
			SSP Module	1.5TcY	_		
101*	TLOW	Clock low time	100 kHz mode	4.7	_	μs	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	1.3	_	μs	Device must operate at a minimum of 10 MHz
			SSP Module	1.5TcY	_		
102*	TR	SDA and SCL rise	100 kHz mode	_	1000	ns	
		time	400 kHz mode	20 + 0.1Cb	300	ns	Cb is specified to be from 10-400 pF
103*	TF	SDA and SCL fall time	100 kHz mode	T -	300	ns	
			400 kHz mode	20 + 0.1Cb	300	ns	Cb is specified to be from 10-400 pF
90*	Tsu:sta	START condition	100 kHz mode	4.7	_	μs	Only relevant for repeated
		setup time	400 kHz mode	0.6	_	μs	START condition
91*	THD:STA	START condition hold	100 kHz mode	4.0	_	μs	After this period the first clock
		time	400 kHz mode	0.6	_	μs	pulse is generated
106*	THD:DAT	Data input hold time	100 kHz mode	0	_	ns	
			400 kHz mode	0	0.9	μs	
107*	TSU:DAT	Data input setup time	100 kHz mode	250	_	ns	Note 2
			400 kHz mode	100	_	ns	
92*	Tsu:sto	STOP condition setup	100 kHz mode	4.7	_	μs	
		time	400 kHz mode	0.6	_	μs	
109*	Таа	Output valid from	100 kHz mode	_	3500	ns	Note 1
		clock	400 kHz mode	_	_	ns	
110*	TBUF	Bus free time	100 kHz mode	4.7	_	μs	Time the bus must be free
			400 kHz mode	1.3	_	μs	before a new transmission can start
	Cb	Bus capacitive loading		_	400	pF	

- * These parameters are characterized but not tested.
- Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.
 - 2: A fast-mode (400 kHz) I²C-bus device can be used in a standard-mode (100 kHz) I²C-bus system, but the requirement Tsu:DAT ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line TR max.+tsu; DAT = 1000 + 250 = 1250 ns (according to the standard-mode I²C bus specification) before the SCL line is released.

FIGURE 2-16: USART SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING




TABLE 2-14: USART SYNCHRONOUS TRANSMISSION REQUIREMENTS

Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
120*	TckH2dtV	SYNC XMIT (MASTER & SLAVE) Clock high to data out valid	_	_	100	ns	
121*	Tckrf	Clock out rise time and fall time (Master Mode)	_	_	50	ns	
122*	Tdtrf	Data out rise time and fall time	_	_	50	ns	

^{*} These parameters are characterized but not tested.

FIGURE 2-17: USART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING




TABLE 2-15: USART SYNCHRONOUS RECEIVE REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
125*	TdtV2ckL	SYNC RCV (MASTER & SLAVE) Data setup before CK ↓ (DT setup time)	15	_		ns	
126*	TckL2dtl	Data hold after CK ↓ (DT hold time)	15	_	_	ns	

^{*} These parameters are characterized but not tested.

[†] Data in "Typ" column is at 3V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

[†] Data in "Typ" column is at 3V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

TABLE 2-16: A/D CONVERTER CHARACTERISTICS: PIC16LC74B-16/PTL16-04 (COMMERCIAL)


Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
A01	NR	Resolution	_	_	8 bits	bit	VREF = VDD
A02	Eabs	Total Absolute error	_	_	< ± 1	LSb	VREF = VDD VSS ≤ VAIN ≤ VREF
A03	EIL	Integral linearity error	_		< ± 1	LSb	VREF = VDD VSS ≤ VAIN ≤ VREF
A04	EDL	Differential linearity error	_		< ± 1	LSb	VREF = VDD VSS ≤ VAIN ≤ VREF
A05	EFS	Full scale error	_	_	< ± 1	LSb	VREF = VDD VSS ≤ VAIN ≤ VREF
A06	EOFF	Offset error	_	-	< ± 1	LSb	VREF = VDD VSS ≤ VAIN ≤ VREF
A10	_	Monotonicity (Note 3)	_	guaranteed	_	_	Vss ≤ Vain ≤ Vref
A20	VREF	Reference voltage	2.5V	_	VDD + 0.3	٧	
A25	Vain	Analog input voltage	Vss - 0.3	_	VREF + 0.3	٧	
A30	Zain	Recommended impedance of analog voltage source	_	_	10.0	kΩ	
A40	IAD	A/D conversion current (VDD)	_	90	_	μА	Average current consumption when A/D is on. (Note 1)
A50	IREF	VREF input current (Note 2)	10	П	1000	μА	During VAIN acquisition. Based on differential of VHOLD to VAIN to charge CHOLD
			_	_	10	μА	During A/D Conversion cycle

^{*} These parameters are characterized but not tested.

- Note 1: When A/D is off, it will not consume any current other than minor leakage current. The power-down current spec includes any such leakage from the A/D module.
 - 2: VREF current is from RA3 pin or VDD pin, whichever is selected as reference input.
 - 3: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.

[†]Data in "Typ" column is at 3V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 2-18: A/D CONVERSION TIMING



Note 1: If the A/D clock source is selected as RC, a time of TCY is added before the A/D clock starts. This allows the SLEEP instruction to be executed.

TABLE 2-17: A/D CONVERSION REQUIREMENTS

Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
130	TAD	A/D clock period	2.0	_		μs	Tosc based, VREF full range
			3.0	6.0	9.0	μs	A/D RC Mode
131	TCNV	Conversion time (not including S/H time)	11	_	11	TAD	
		(Note 1)	Note 2	16	_	μs	VDD = 3.0V, Temp. = 100 °C, Rs = 10 K Ω
132	TACQ	Acquisition time	5*	_	_	μs	The minimum time is the amplifier settling time. This may be used if the "new" input voltage has not changed by more than 1 LSb (i.e., 20.0 mV @ 5.12V) from the last sampled voltage (as stated on CHOLD).
134	TGO	Q4 to A/D clock start	_	Tosc/2	_	_	If the A/D clock source is selected as RC, a time of Tcy is added before the A/D clock starts. This allows the SLEEP instruction to be executed.
135	Tswc	Switching from convert $ ightarrow$ sample time	1.5 §	_	_	TAD	

^{*} These parameters are characterized but not tested.

Note 1: ADRES register may be read on the following TcY cycle.

2: See A/D section for minimum requirements.

 $[\]dagger$ Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

3.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES


Graphs and Tables not available at this time.

NOTES:


4.0 PACKAGING INFORMATION

4.1 Package Marking Information

44-Lead TQFP



Example




Legend: MM...M Microchip part number information XX...X Customer specific information* AΑ Year code (last 2 digits of calendar year) BB Week code (week of January 1 is week '01') Facility code of the plant at which wafer is manufactured С O = Outside Vendor C = 5" Line S = 6" Line H = 8" Line D Mask revision number Assembly code of the plant or country of origin in which Ε part was assembled Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line thus limiting the number of available characters

* Standard OTP marking consists of Microchip part number, year code, week code, facility code, mask rev#, and assembly code. For OTP marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

for customer specific information.

44-Lead Plastic Thin Quad Flatpack (PT) 10x10x1 mm Body, 1.0/0.10 mm Lead Form (TQFP)



	Units		INCHES		MILLIMETERS*			
Dimensio	on Limits	MIN	NOM	MAX	MIN	NOM	MAX	
Number of Pins	n		44			44		
Pitch	р		.031			0.80		
Pins per Side	n1		11			11		
Overall Height	Α	.039	.043	.047	1.00	1.10	1.20	
Molded Package Thickness	A2	.037	.039	.041	0.95	1.00	1.05	
Standoff	A1	.002	.004	.006	0.05	0.10	0.15	
Foot Length	L	.018	.024	.030	0.45	0.60	0.75	
Footprint (Reference)	(F)		.039		1.00			
Foot Angle	ø	0	3.5	7	0	3.5	7	
Overall Width	E	.463	.472	.482	11.75	12.00	12.25	
Overall Length	D	.463	.472	.482	11.75	12.00	12.25	
Molded Package Width	E1	.390	.394	.398	9.90	10.00	10.10	
Molded Package Length	D1	.390	.394	.398	9.90	10.00	10.10	
Lead Thickness	С	.004	.006	.008	0.09	0.15	0.20	
Lead Width	В	.012	.015	.017	0.30	0.38	0.44	
Pin 1 Corner Chamfer	CH	.025	.035	.045	0.64	0.89	1.14	
Mold Draft Angle Top	α	5	10	15	5	10	15	
Mold Draft Angle Bottom	β	5	10	15	5	10	15	

*Controlling Parameter

Notes:

Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MS-026

Drawing No. C04-076

APPENDIX A: REVISION HISTORY

Version	Date	Revision Description
A	6/99	This is a new data sheet providing the electrical specifications for the 3V, 16 MHz device. For all other information, see the PIC16C63A/65B/73B/74B data sheet (DS30605).

NOTES:

..

INDEX Α A/D Converter Characteristics25 Absolute Maximum Ratings5 В Brown-out Reset (BOR) Timing Diagram14 Capture/Compare/PWM (CCP) Timing Diagram16 DC Characteristics8 Ε Electrical Characteristics5 G I²C (SSP Module) Timing Diagram, Data23 Timing Diagram, Start/Stop Bits22 Packaging29 Parallel Slave Port (PSP) Timing Diagram17 Power-on Reset (POR) Timing Diagram14 Product Identification System37 Reset Timing Diagram14 Revision History31 Т Timer0 Timing Diagram15 Timer1 Timing Diagrams and Specifications12 A/D Conversion26 Brown-out Reset (BOR)14 Capture/Compare/PWM (CCP)16 CLKOUT and I/O13 External Clock12 I²C Bus Data23 Oscillator Start-up Timer (OST)14 Parallel Slave Port (PSP)17 Power-up Timer (PWRT)14 Reset14 USART Synchronous Receive (Master/Slave) 24 USART SynchronousTransmission (Master/Slave) .. 24 Watchdog Timer (WDT)14

U		
USART		
Syr	nchronous Master Mode	
	Timing Diagram, Synchronous Receive 2	2
	Timing Diagram, Synchronous Transmission 2	2
W		
Watchdo	og Timer (WDT)	
Tim	ing Diagram1	ı
WWW, C	On-Line Support	

ON-LINE SUPPORT

Microchip provides on-line support on the Microchip World Wide Web (WWW) site.

The web site is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape or Microsoft Explorer. Files are also available for FTP download from our FTP site.

Connecting to the Microchip Internet Web Site

The Microchip web site is available by using your favorite Internet browser to attach to:

www.microchip.com

The file transfer site is available by using an FTP service to connect to:

ftp://ftp.microchip.com

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- Latest Microchip Press Releases
- Technical Support Section with Frequently Asked Questions
- Design Tips
- · Device Errata
- · Job Postings
- · Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products
- Conferences for products, Development Systems, technical information and more
- · Listing of seminars and events

Systems Information and Upgrade Hot Line

The Systems Information and Upgrade Line provides system users a listing of the latest versions of all of Microchip's development systems software products. Plus, this line provides information on how customers can receive any currently available upgrade kits. The Hot Line Numbers are:

1-800-755-2345 for U.S. and most of Canada, and 1-602-786-7302 for the rest of the world.

981103

Trademarks: The Microchip name, logo, PIC, PICmicro, PICSTART, PICMASTER and PRO MATE are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. *Flex*ROM, MPLAB and *fuzzy*-LAB are trademarks and SQTP is a service mark of Microchip in the U.S.A.

All other trademarks mentioned herein are the property of their respective companies.

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (602) 786-7578.

Please list the following information, and use this outline to provide us with your comments about this Data Sheet.

RE:	lechnical Publications Manager : Reader Response	Total Pages Sent	
Fror			
Арр	olication (optional):		
Wou	uld you like a reply?YN		
Dev	vice: PIC16LC74B-16/PTL16 Literature	Number: DS30026A	
Que	estions:		
1.	What are the best features of this document?		
2.	How does this document meet your hardware and software development needs?		
3.	Do you find the organization of this data sheet easy to follow? If not, why?		
4.	What additions to the data sheet do you thi	ink would enhance the structure and subject?	
5.	What deletions from the data sheet could b	be made without affecting the overall usefulness?	
6.	Is there any incorrect or misleading information	ation (what and where)?	
7.	How would you improve this document?		
8.	How would you improve our software, syste	ems, and silicon products?	

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO. Device Fr	-XX X /XX L16	Examples: a) PIC16LC74B-16/PTL16 = Commercial temp., TQFP package, 16 MHz, low voltage VDD limits, QTP pattern #301.	
Device	PIC16LC7X ⁽¹⁾ , PIC16LC7XT ⁽²⁾ ;VDD range 2.5V to 5.5V		
Frequency Range	04 = 4 MHz 16 = 16 MHz 20 = 20 MHz	Note 1: LC = Low Voltage CMOS	
Temperature Range	blank = 0°C to 70°C (Commercial)	2: T = in tape and reel - PLCC, QFP, TQFP packages only.	
Package	PT = TQFP (Thin Quad Flatpack)		
Pattern	QTP, SQTP, Code or Special Requirements L16 = 3V, 16 MHz		

^{*} JW Devices are UV erasable and can be programmed to any device configuration. JW Devices meet the electrical requirement of each oscillator type (including LC devices).