



Integrated Device Technology, Inc.

64K x 9/128K x 9 CMOS PARALLEL IN-OUT FIFO MODULE

PRELIMINARY
IDT7M208
IDT7M209

FEATURES:

- First-In/First-Out memory module
- 64K x 9 (IDT7M208) or 128K x 9 (IDT7M209)
- High speed: 20ns (max.) access time
- Asynchronous and simultaneous read and write
- Fully expandable: depth and/or width
- MASTER/SLAVE multiprocessing applications
- Bidirectional and rate buffer applications
- Empty and Full warning-flags
- Single 5V ($\pm 10\%$) power supply

DESCRIPTION:

IDT7M208 and IDT7M209 are FIFO memory modules constructed on a multi-layered ceramic substrate using four IDT7206 (16K x 9) or IDT7207 (32K x 9) FIFOs in leadless chip carriers. Extremely high speeds are achieved in this fashion due to the use of IDT7206/7s fabricated in IDT's high performance CMOS technology. These devices utilize an algorithm that loads and empties data on a first-in/first-out basis. The


device uses Full and Empty flags as warnings for data overflow and underflow conditions and expansion logic to allow for unlimited expansion capability in both word size and depth.

The reads and writes are internally sequential through the use of ring pointers, with no address information required to load and unload data. Data is toggled in and out of the device through the use of the WRITE ($\bar{W}$) and READ ($\bar{R}$) pins. The devices have a read/write cycle time of 20ns (min.) for commercial and 30ns (min.) for military temperature ranges.

The devices utilize a 9-bit wide data array to allow for control and parity bits at the user's option. This feature is especially useful in data communications applications where it is necessary to use a parity bit for transmission/reception error checking.

IDT's Military FIFO modules have semiconductor components manufactured in compliance with the latest revision of MIL-STD-883, Class B, making them ideally suited to applications demanding the highest level of performance and reliability.


FUNCTIONAL BLOCK DIAGRAM



DUAL 4-INPUT OR GATE

3162 drw 01

PIN CONFIGURATION



DIP
TOP VIEW

3162 drw 02

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

DECEMBER 1995

©1996 Integrated Device Technology, Inc.

7.06

DSC-3162/2

1

4825771 0021212 247

PIN NAMES

$\overline{W}$ = WRITE	$\overline{FL}$ = FIRST LOAD	$\overline{XI}$ = EXPANSION IN	$\overline{EF}$ = EMPTY FLAG
$\overline{R}$ = READ	D = DATA _{IN}	$\overline{XO}$ = EXPANSION OUT	V _{cc} = 5V
$\overline{RS}$ = RESET	Q = DATA _{OUT}	$\overline{FF}$ = FULL FLAG	GND = GROUND

3162 tbi 01

CAPACITANCE (T_A = +25°C, f = 1.0 MHz)

Symbol	Parameter ⁽¹⁾	Condition	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	50	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	50	pF

NOTE:

1. This parameter is guaranteed by design but not tested.

3162 tbi 03

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Com'l.	Mil.	Unit
V _{TERM}	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T _A	Operating Temperature	0 to +70	-55 to +125	°C
T _{BIAS}	Temperature Under Bias	-55 to +125	-65 to +135	°C
T _{STG}	Storage Temperature	-55 to +125	-65 to +150	°C
I _{OUT}	DC Output Current	50	50	mA

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

3162 tbi 02

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{CCM}	Military Supply Voltage	4.5	5.0	5.5	V
V _{CC}	Commercial Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V _{IH} ⁽¹⁾	Input High Voltage Commercial	2.0	—	—	V
V _{IH} ⁽¹⁾	Input High Voltage Military	2.2	—	—	V
V _{IL} ⁽²⁾	Input Low Voltage Commercial and Military	—	—	0.8	V

NOTES:

- V_{IH} = 2.6V for $\overline{XI}$ input (commercial)
V_{IH} = 2.8V for $\overline{XI}$ input (military)
- 1.5V undershoots are allowed for 10ns once per cycle.

3162 tbi 04

DC ELECTRICAL CHARACTERISTICS

(V_{CC} = 5.0V ± 10%, T_A = 0°C to +70°C; and -55°C to +125°C)

Symbol	Parameter	Commercial		Military		Unit
		Min.	Max.	Min.	Max.	
I _{IL} ⁽¹⁾	Input Leakage Current (Any Input)	-5	5	-40	40	μA
I _{OL} ⁽²⁾	Output Leakage Current	-40	40	-40	40	μA
V _{OH}	Output Logic "1" Voltage I _{OUT} = -2mA	2.4	—	2.4	—	V
V _{OL}	Output Logic "0" Voltage I _{OUT} = 8mA	—	0.4	—	0.4	V
I _{CC1} ⁽³⁾	V _{CC} Power Supply Current	—	560	—	720	mA
I _{CC2} ⁽³⁾	Standby Current ($\overline{R} = \overline{W} = \overline{RS} = \overline{FL}/\overline{RT} = V_{IH}$)	—	60	—	80	mA
I _{CC3} ⁽³⁾	Power Down Current (All Input = V _{CC} - 0.2V)	—	32	—	48	mA

NOTES:


- Measurements with 0.4 ≤ V_{IN} ≤ V_{CC}.
- R ≥ V_{IH}, 0.4 ≤ V_{OUT} ≤ V_{CC}.
- I_{CC} measurements are made with outputs open.

3162 tbi 05

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1 and 2


3162 tbi 06



3162 drw 03

Figure 1. Output Load

* Includes scope and jig capacitances.



3162 drw 04

Figure 2. Output Load
(for tRLZ, tWLZ, and tRHZ)

* Includes scope and jig capacitances.

AC ELECTRICAL CHARACTERISTICS

(VCC = 5.0V±10%, TA = 0°C to +70°C and -55°C to +125°C)


Symbol	Parameter	-20 (Com'l Only)		-25 (Com'l Only)		-30 (Mil Only)		-35 (Mil Only)		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
fs	Shift Frequency	—	33.3	—	28.6	—	25	—	22.5	MHz
tRC	Read Cycle Time	30	—	35	—	40	—	45	—	ns
tA	Access Time	—	20	—	25	—	30	—	35	ns
tRR	Read Recovery Time	10	—	10	—	10	—	10	—	ns
tRPW ⁽¹⁾	Read Pulse Width	20	—	25	—	30	—	35	—	ns
tRLZ ⁽²⁾	Read Pulse Low to Data Bus at Low Z	5	—	5	—	5	—	5	—	ns
tWLZ ⁽²⁾	Write Pulse High to Data Bus at Low Z	5	—	5	—	5	—	10	—	ns
tDV	Data Valid from Read Pulse High	5	—	5	—	5	—	5	—	ns
tRHZ ⁽²⁾	Read Pulse High to Data Bus at High Z	—	16	—	20	—	20	—	20	ns
tWC	Write Cycle Time	30	—	35	—	40	—	45	—	ns
tWPW ⁽¹⁾	Write Pulse Width	20	—	25	—	30	—	35	—	ns
tWR	Write Recovery Time	10	—	10	—	10	—	10	—	ns
tDS	Data Set-up Time	15	—	18	—	18	—	20	—	ns
tDH	Data Hold Time	0	—	0	—	0	—	0	—	ns
tRSC	Reset Cycle Time	30	—	35	—	40	—	45	—	ns
tRS ⁽¹⁾	Reset Pulse Width	20	—	25	—	30	—	35	—	ns
tRSR	Reset Recovery Time	10	—	10	—	10	—	10	—	ns
tEFL	Reset to Empty Flag Low	—	30	—	35	—	40	—	45	ns
tREF	Read Low to Empty Flag Low	—	23	—	25	—	30	—	35	ns
tRFF	Read High to Full Flag High	—	23	—	25	—	30	—	35	ns
tWEF	Write High to Empty Flag High	—	23	—	25	—	30	—	35	ns
tWFF	Write Low to Full Flag Low	—	23	—	25	—	30	—	35	ns

NOTES:

1. Pulse widths less than minimum value are not allowed.
2. Values guaranteed by design, not currently tested.

3162 tbi 06

TIMING WAVEFORM OF RESET CYCLE^(1,2)




NOTES:

1. $t_{RSC} = t_{RS} + t_{RSR}$
2. $\overline{W}$ and $\overline{R} = V_{IH}$ during RESET.


3162 drw 05

TIMING WAVEFORM OF ASYNCHRONOUS WRITE AND READ OPERATION




3162 drw 06

TIMING WAVEFORM FOR THE FULL FLAG FROM LAST WRITE TO FIRST READ



3162 drw 07

TIMING WAVEFORM FOR THE EMPTY FLAG FROM LAST READ TO FIRST WRITE



3162 drw 08

NOTE:


1. This parameter is guaranteed by design but not tested.

4825771 0021215 T56

7.06

4


TIMING WAVEFORM FOR THE EMPTY FLAG CYCLE



NOTE:

1. t_{RPE} must be $\geq t_{RPW}$ (min). Refer to Technical Note TN-08 for details on this boundary condition.


TIMING WAVEFORM FOR THE FULL FLAG CYCLE




NOTE:

1. t_{WPF} must be $\geq t_{WPW}$ (min). Refer to Technical Note TN-08 for details on this boundary condition.

TIMING WAVEFORM OF READ DATA FLOW-THROUGH MODE



TIMING WAVEFORM OF WRITE DATA FLOW-THROUGH MODE




3162 drw 12

DEPTH/WIDTH EXPANSION & DATA FLOW-THROUGH MODES:

For more details on expanding FIFO modules in depth and/or width, please refer to the IDT7206 or IDT7207 data sheets.

For more details on data flow-through modes (read data fall through and write data fall-through), please refer to the IDT7206 or IDT7207 data sheets.

PACKAGE DIMENSIONS



3162 drw 13

ORDERING INFORMATION

IDT	XXXX	A	999	A	A	
Device Type	Power	Speed	Package	Process/ Temperature Range		
					Blank	Commercial (0°C to +70°C)
					B	Military (-55°C to +125°C)
					C	Sidebraze DIP
					20	(Commercial Only)
					25	(Commercial Only)
					30	(Military Only)
					35	(Military Only)
					} Speed in Nanoseconds	
					S	Standard Power
					7M208	64K x 9 FIFO Module
					7M209	128K x 9 FIFO Module

3162 drw 14