

### CMOS STATIC RAM 256K (64K x 4-BIT)

ADVANCE INFORMATION IDT71258

#### **FEATURES:**

High-speed (equal access and cycle time)

Military: 25/35/45/55ns (max.)Commercial: 20/25/35/45ns (max.)

· Low-power operation

- IDT71258S

Active: 400mW (typ.) Standby: 400µW (typ.)

— IDT71258L

Active: 350mW (typ.) Standby: 100µW (typ.)

Battery backup operation — 2V data retention (L version only)

only)

 Produced with advanced CEMOS™ high-performance technology

Single 5V (±10%) power supply

· Input and output directly TTL-compatible

· Static operation: no clocks or refresh required

 Available in high-density industry standard 24-pin, 300 mil DIP; 24-pin SOJ and 28-pin LCC

· Three-state outputs

· Military product compliant to MIL-STD-883, Class B

#### **DESCRIPTION:**

The IDT71258 is a 262,144-bit high-speed static RAM organized as 64K x 4. It is fabricated using IDT's high-performance, high-reliability technology — CEMOS. This state-of-the-art technology, provides a cost effective alternative to bipolar and fast NMOS memories.


Access times as fast as 20ns are available with typical power consumption of only 350mW. The IDT71258 offers a reduced power standby mode, ISB1, which enables the designer to greatly reduce device power requirements . This capability provides significant system level power and cooling savings. The low-power (L) version also offers a battery backup data retention capability where the circuit typically consumes only  $100\mu W$  operation from a 2V battery.

All inputs and outputs of the IDT71258 are TTL-compatible and operation is from a single 5V supply, simplifying system designs.

The IDT71258 is packaged in a 24-pin, 300 mil DIP; a 24-pin SOJ and a 28-pin LCC.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

#### **FUNCTIONAL BLOCK DIAGRAM**





CEMOS is a trademark of integrated Device Technology, inc.

**MILITARY AND COMMERCIAL TEMPERATURE RANGES** 

**DECEMBER 1990** 

#### PIN CONFIGURATIONS





#### PIN DESCRIPTIONS

Name	Description
A0A15	Addresses
1/O1-I/O4	Data Input/Output
CS	Chip Select
WE	Write Enable
GND	Ground
Vcc	Power
	2970 tbl 0

### TRUTH TABLE(1)

WE	<del>cs</del>	1/0	Power
Х	н	High-Z	Standby (ISB)
Х	VHC	High-Z	Standby (ISB1)
Н	L	Dout	Read
L	L	Din	Write

NOTE:

1. H = VIH, L = VIL, X = Don't Care

### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Mil.	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
Та	Operating Temperature	0 to +70	-55 to +125	ů
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	ô
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	ô
Рт	Power Dissipation	1.0	1.0	W
ЮИТ	DC Output Current	50	50	mA

NOTE:

2970 tbl 03

2970 tbl 02

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	11	рF
Соит	Output Capacitance	Vout = 0V	11	рF

NOTE:

2970 tbi 04

 This parameter is determined by device characterization, but is not production tested.

# RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Temperature	GND	Vcc
Military	-55°C to +125°C	٥V	5V ± 10%
Commercial	0°C to +70°C	οV	5V ± 10%

2970 tol 05

## RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.2	_	6.0	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	_	0.8	٧

NOTE:

1. VIL = -3.0V for pulse width less than 20ns.

2970 tbl 06

### DC ELECTRICAL CHARACTERISTICS(1)

 $(VCC = 5V \pm 10\%, VLC = 0.2V, VHC = VCC - 0.2V)$ 

			71258S20 71258L20		71258S25 71258L25		71258S35 71258L35				71258S55 71258L55		
Symbol	Parameter	Power	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'i.	Mil.	Com'l.	Mil.	Unit
ICC1	Operating Power Supply Current	s	110	_	100	110	100	110	100	110	_	110	mA
CS =	CS = VIL, Outputs Open Vcc = Max., f = 0 <sup>(2)</sup>	L	100	-	90	100	90	100	90	100	-	100	
ICC2	Dynamic Operating Current CS = VIL, Outputs Open	s	160	_	150	160	150	160	150	160	_	160	mA
	$VCC = Max., f = fMAX^{(2)}$	L	140	l —	130	140	130	140	130	140	_	140	
ISB	Standby Power Supply Current (TTL Level)	s	35	_	35	35	35	35	35	35	_	35	mA
0	CS ≥ VIH, VCC = Max. Outputs Open, f = fMax <sup>(2)</sup>	L	20	_	20	20	20	20	20	20	_	20	
Full Standby Power Supply Current (CMOS Level)  CS ≥ VHC, VCC = Max.  f = 0 <sup>(2)</sup>		S	30		30	35	30	35	30	35	_	35	mA
	L	1.5	-	1.5	4.5	1.5	4.5	1.5	4.5	-	4.5		

#### NOTES:

1. All values are maximum guaranteed values.

2970 tbl 07

2. At f = fMAX address and data inputs are cycling at the maximum frequency of read cycles of 1/tnc. f = 0 means no input lines change.

### 5

#### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2

2970 tbl 08




Figure 1. Output Load




Figure 2. Output Load (for tcLz, toLz, tcHz, toHz, toHz, toW, tWHZ)

\*Includes scope and jig capacitances

#### DC ELECTRICAL CHARACTERISTICS

 $VCC = 5.0V \pm 10\%$ 

				IL.	DT71258	is	ID	1L		
Symbol	Parameter	Test Condition	1	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
lu	Input Leakage Current	Vcc = Max., Vin = GND to Vcc	MIL COM'L			10 5			5 2	μА
lLO	Output Leakage Current	Vcc = Max., $\overline{\text{CS}}$ = ViH, Vout = GND to Vcc	MIL COM'L			10 5	_		5 2	μА
Vol	Output Low Voltage	IOL = 8mA, VCC = Min. IOL = 10mA, VCC = Min.				0.4 0.5		_	0.4 0.5	٧
Vон	Output High Voltage	IOH = -4mA, VCC = Min.	1	2.4			2.4			٧

2970 tbl 09

#### DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES

(L Version Only) VLC = 0.2V, VHC = VCC - 0.2V


						p. <sup>(1)</sup> cc @	M Vc		
Symbol	Parameter	Test Condition		Min.	2.0v	3.0V	2.0V	3.0V	Unit
VDR	Vcc for Data Retention	_	_			_	_	_	V
ICCDR	Data Retention Current		MIL. COM'L.	_	50 50	75 75	2000 500	3000 750	μА
tcdr	Chip Deselect to Data Retention Time	CS ≥ VHC		0		_			ns
tR <sup>(3)</sup>	Operation Recovery Time	1	ļ	tRC <sup>(2)</sup>	_				ns

#### NOTES:

- 1. TA = +25°C.
- 2. tac = Read Cycle Time.
- 3. This parameter is guaranteed, but not tested.

2970 tbl 10

#### LOW Vcc DATA RETENTION WAVEFORM



#### AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10%, All Temperature Ranges)

		71258 71258	3S20 <sup>(1)</sup> 3L20 <sup>(1)</sup>	71258 71258	S25 <sup>(2)</sup> SL25 <sup>(2)</sup>	7125 7125	8535 8L35	7125 7125		71258 71258	S55 <sup>(2)</sup> SL55 <sup>(2)</sup>	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cycle												
trc	Read Cycle Time	20	_	25	_	35	—	45	_	55	_	ns
taa	Address Access Time	T -	20	-	25		35		45	<u> </u>	55	ns
tacs	Chip Select Access Time	_	20	<u> </u>	25	_	35	_	45	_	55	ns
tCLZ	Chip Select to Output in Low Z <sup>(3)</sup>	5	_	5	_	5	_	5	_	5	_	ns
tPU	Chip Select to Power Up Time <sup>(3)</sup>	0		0		0	_	0	_	0	_	ns
tPD	Chip Deselect to Power Down Time <sup>(3)</sup>	1 –	20	<b> </b>	25	<u> </u>	35	_	45	_	55	ns
tchz	Chip Select to Output in High Z <sup>(3)</sup>	_	10	_	13	_	15	_	20	_	25	ns
tон	Output Hold from Address Change	5	_	5	<b>—</b>	5		5	-	5		ns
Write Cycle									-			
twc	Write Cycle Time	20		20	l —	30		40	I —	50	_	ns
tcw	Chip Select to End of Write	15	_	20	-	30	_	40	l –	50	_	ns
taw	Address Valid to End of Write	15	_	20	_	30		40		50	_	ns
tas	Address Set-up Time	0	_	0	_	0	_	0	I —	0	_	ns
twp	Write Pulse Width	20	_	20	_	30		40	_	50	_	ns
twn	Write Recovery Time	0		0	_	0	_	0		0	_	ns
twnz	Write Enable to Output in High Z <sup>(3)</sup>		10	_	11	I —	15	<u> </u>	20	<u> </u>	25	ns
tDW	Data Valid to End of Write	11	-	15		20		25	-	30	_	ns
tDH	Data Hold Time	0		0	_	0		0	_	0		ns
tow	Output Active from End of Write <sup>(3)</sup>	5	<u> </u>	5		5	_	5	_	5	_	ns

#### NOTES:


1. 0°C to +70°C temperature range only.

-55°C to +125°C temperature range only.


3. This parameter guaranteed but not tested.

2970 tol 11


### TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(1)</sup>



### TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1, 2)</sup>




## TIMING WAVEFORM OF READ CYCLE NO. 3<sup>(1, 3)</sup>




#### NOTES:

- WE is high for read cycle.
- 2. Device is continuously selected,  $\overline{CS}$  = VIL
- 3. Address valid prior to or coincident with CS transition low.
- 4. Transition is measured ±200mV from steady state with 5pF load (including scope and jig).

### TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED TIMING) (1, 2, 3)



### TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED TIMING)(1, 2, 3, 5)



#### NOTES:

- 1. WE must be high during all address transitions.
- A write occurs during the overlap (tcw or twp) of a low \overlap and a low \overlap \over
- 4. During this period, the I/O pins are in the output state, and input signals must not be applied. If the CS low transition occurs simultaneously with or after the WE low transition, the outputs remain in a high impedance state.
- Transition is measured ±200mV from steady state with a 5pF load (including scope and jig).
- 7. During a WE controlled write cycle, the pulse width must be the larger of two or (tow + twHz) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow.

## 5

#### ORDERING INFORMATION

