



1M×16 Synchronous DRAM

Advance information

Features

- Organization: 524,288 words × 16 bits × 2 banks
- All signals referenced to positive edge of clock
- Dual internal banks (controlled by BA)
- High speed
 - 100/83/66 MHz bus speeds
 - 8/10/12 ns clock access time
- Low power consumption
 - Active: 504 mW max
 - Standby: 7.2 mW max, CMOS I/O
- 4096 refresh cycles, 64 ms refresh interval
- Auto refresh and self refresh
- Automatic and direct precharge
- Burst read/write, single write

- Can assert random column address in every cycle
- LVTTTL compatible I/O
- 3.3V power supply
- JEDEC standard package, pinout and function
 - 400 mil, 44-pin TSOP type 2
- Read/write data masking
- Programmable burst length (1/2/4/8)
- Programmable burst sequence (sequential/interleaved)
- Programmable $\overline{\text{CAS}}$ latency (1/2/3)
- Single write mode
- Latch-up current ≥ 200 mA
- ESD protection ≥ 2000 mA

Pin arrangement

V _{CC}	1	50	V _{SS}
I/O0	2	49	I/O15
I/O1	3	48	I/O14
V _{SSQ}	4	47	V _{SSQ}
I/O2	5	46	I/O13
I/O3	6	45	I/O12
V _{CCQ}	7	44	V _{CCQ}
I/O4	8	43	I/O11
I/O5	9	42	I/O10
V _{SSQ}	10	41	V _{SSQ}
I/O6	11	40	I/O9
I/O7	12	39	I/O8
V _{CCQ}	13	38	V _{CCQ}
DQML	14	37	NC
WE	15	36	DQMU
CAS	16	35	CLK
RAS	17	34	CKE
CS	18	33	NC
BA	19	32	A9
A10	20	31	A8
A0	21	30	A7
A1	22	29	A6
A2	23	28	A5
A3	24	27	A4
V _{CC}	25	26	V _{SS}

Pin designation

Pin(s)	Description
DQML	I/O mask, lower byte
DQMU	I/O mask, upper byte
A0 to A10	Address inputs
BA	Bank address
I/O0 to I/O15	Input/output
$\overline{\text{RAS}}$	Row address strobe
$\overline{\text{CAS}}$	Column address strobe
$\overline{\text{WE}}$	Write enable
$\overline{\text{CS}}$	Chip select
V _{CC} , V _{CCQ}	Power (3.3V ± 0.3V)
V _{SS} , V _{SSQ}	Ground
CLK	Clock input
CKE	Clock enable

Selection guide

	Symbol	4LC1M16S0-10	4LC1M16S0-12	4LC1M16S0-15	Unit
Bus frequency (CL = 3)	f _{max}	100	83	66	MHz
Maximum clock access time (CL = 3)	t _{AC}	8	10	12	ns
Minimum input setup time	t _S	2	3	3	ns
Minimum input hold time	t _H	1	1	1	ns
Minimum row cycle time	t _{RC}	90	100	120	ns
Maximum operating current (burst, CL = 3)	I _{CC1}	180	165	140	mA
Maximum CMOS standby current, self refresh	I _{CC6}	2	2	2	mA



Functional description

The AS4LC1M16S0 is a high performance 16 megabit CMOS Synchronous Dynamic Random Access Memory (SDRAM) organized as 524,288 words \times 16 bits \times 2 banks. Very high bandwidth is achieved using a pipelined architecture where all inputs and outputs are referenced to the rising edge of a common clock. Programmable burst mode can be used to read up to a full page of data without selecting a new row. Burst mode allows a 16-bit data word to be output during each clock cycle for a peak data bandwidth of 1.07 gigabits per second at 66 MHz.

The AS4LC1M16S0 also includes two internal banks that can be alternately accessed (read or write) at the maximum clock frequency for seamless interleaving operations. This provides a significant advantage over asynchronous EDO and fast page mode devices where row accesses are penalized by long RAS access times.

This SDRAM product also features a programmable mode register, allowing users to select read latency as well as burst length and type (sequential or interleaved). Lower latency improves first data access, while higher latency improves maximum frequency of operation. This feature enables flexible performance optimization for a variety of applications.

DRAM commands and functions are decoded from control inputs. Basic commands are as follows:

- Mode register set
- De-activate bank
- Deactivate all banks
- Select row, activate bank
- Select column, write
- Select column, read
- Burst stop
- Deselect, power down
- CBR refresh
- Self refresh

The AS4LC1M16S0 is available in 50-pin plastic TSOP type 2 package and operates with a power supply of $3.3V \pm 0.3V$. Multiple power and ground pins are provided for low switching noise and EMI. Inputs and outputs are LVTTL compatible.

Logic block diagram

