
>> 32 line bus interface

- >> Individual control of each 8 line group.
- >> High density .070 center spaced ZIP leads for maximum I/O in minimum area.
- >> Space saving vertical mounting orientation.
- >> Convenient *in one side, out the other* broadside pin-out.
- >> TTL compatible
- >> Uses single +5V power supply



32 LINE BUFFER MODULE

DESCRIPTION:

The AEPBZ32 is a high density 32 line buffer module ideal for driving 16 or 32 bit wide bus lines as well as general purpose applications. The vertical mounting orientation and compact I/O pin footprint make it superb for projects with tight space constraints.

Physically the module consists of an FR4 PC material substrate surface mounted with four 244 type buffer ICs, four 0.10 microfarad decoupling capacitors, and 75 I/O pins in a staggered ZIP package format. It can be ordered with any 244 type buffer from any family of IC manufacturing technology (such as LS, F, FCT or equivalent) that is available in a 20 pin SOP package. The module features four active low Output Enables, each controlling eight outputs.

Performance specifications and electrical characteristics are determined by the IC devices used. These items can vary according to the type and manufacturer of the components. The necessary information is obtained from the IC vendors' data sheets, like those attached, or from their data books.

Mechanical dimensions are 0.505 in. high by 2.66 in. long by 0.22 in. wide. The I/O pins are in two rows which are 0.1 inch apart and offset longitudinally 0.035 inch. In each row the pins are on 0.070 inch center spacing. See included specification drawing.

The AEPBZ32 is one of a family of digital circuit support function modules which includes a 32 line transceiver, a 32 line register, and a 32 line latch module. These are natural companions for AEP memory modules.



T-52-09

EXAMPLE PART NUMBERING CHART

BZ32 with	
74F244 buffer	AEPBZ32-F244
74FCT244 buffer	AEPBZ32-FCT244
74ACT244 buffer	AEPBZ32-ACT244
74LS244 buffer	AEPBZ32-LS244

Buffer notes:

The standard buffer device used is the 74FCT244/A. Please contact AEP if a type that is not listed above is desired. If the pin out configuration is the same as the 74FCT244 and the desired type is available in a standard 20 pin SOP, there should be no problem using it on the module.

The "/A" at the end of the standard IC number is a "High Performance" speed indicator. AEP may use the "A" version of a device even if it is not explicitly specified unless requested not to. An exact specification (type and manufacturer) of the IC device desired is recommended. Please contact AEP for assistance if needed.

Vendor notes:

The IC device specification information which may be included is typical and does not limit AEP to that vendor. The actual devices used will be equivalent depending on price, availability, and customer requirements. AEP will gladly use or exclude particular manufacturers upon request. However, this might affect module price.

Disclaimers:

The information in this document has been carefully checked and is believed to be reliable. However, Advanced Electronic Packaging Inc. assumes no responsibility for inaccuracies. AEP also reserves the right to change products or specifications without notice.



O


 ω

(m)

CTRONIC PACKAGING 4 Ш 4 ADVANCE ()(1) \square

(1)

SPECIF UNLESS +0.010 TOLERANCE IN INCITED DIMENSIONS





T-52-09


32 LINE BUFFER MODULE PIN CONFIGURATION (TOP VIEW)

	PIN #s	
(DATA INPUTS)	h - 1	
•	$\frac{2-Y_0}{1-3}$	(DATA OUTPUTS)
	1 ₂ - 5	
•	$l_3 - 7$ 6 - Y_2	
	- 8 - Y ₂	
•	1 ₄ - 9 10 - Y ₄	•
	l ₅ - 11 12 - Y ₅	
	l ₆ 13	•
	l ₇ - 15 16 - Y ₇	
(GROUND)	Vss 17 18 OE	(OUTPUT ENABLE 1)
(OUTPUT ENABLE 2)	OE ₂ 19 20 Vss	(GROUND)
(DATA INPUTS)	l ₈ - 21 22 - Y ₈	(DATA OUTPUTS)
	l ₉ - 23 24 - Y ₉	(DAIA COIFCIS)
	lıa 25	
	I ₁₁ - 27 26 - Y ₁₀	
	l ₁₂ - 29 28 - Y ₁₁	
	I ₁₃ - 31	
	14 33	
	les 35	
(POWER)	Vcc 37	
(DATA INPUTS)	38 Vcc	(POWER)
(2000)	1 ₁₇ - 41 40 - Y ₁₆	(DATA OUTPUTS)
	l ₁₈ - 43	
	44 Y.o	
	l ₁₉ - 45 46 - Y ₁₉	
	l ₂₀ - 47 48 - Y ₂₀	
	l ₂₁ - 49 50 - Y ₂₁	
	1 ₂₂ 51 52 Y ₂₂	
•	1 ₂₃ 53 54 Y ₂₃	
(GROUND)	Vss 55 56 OE ₃	(OUTPUT ENABLE 3)
(OUTPUT ENABLE 4)	OE ₄ 57 58 Vss	(GROUND)
(DATA INPUTS)	l ₂₄ 59 60 Y ₂₄	•
	lor == 61	(DATA OUTPUTS)
•	l ₂₆ - 63	
•	l ₂₇ 65 64 Y ₂₈	
	l ₂₈ - 67 66 - Y ₂₇	
	1 ₂₉ - 69 - Y ₂₈	•
	70 - Y ₂₉	
	72 - Y ₃₀	
(NO CONNECT)	N/C - 75 74 - Y ₃₁	
•	· · · · ·	



T-52-09

32 LINE BUFFER MODULE **FUNCTIONAL DIAGRAM**





FAX: (714) 536-0936