

LMX2216B

0.1 GHz to 2.0 GHz Low Noise Amplifier/Mixer for RF Personal Communications

General Description

The LMX2216B is a monolithic, integrated low noise amplifier (LNA) and mixer suitable as a first stage amplifier and down-converter for RF receiver applications. The wideband operating capabilities of the LMX2216B allow it to function over frequencies from 0.1 GHz to 2.0 GHz. It is fabricated using National Semiconductor's ABiC IV BiCMOS process.

All input and output ports of the LMX2216B are single-ended. The LNA input and output ports are designed to interface to a 50Ω system. The Mixer input ports are matched to 50Ω . The output port is matched to 200Ω . The only external components required are DC blocking capacitors. The balanced architecture of the LMX2216B maintains consistent operating parameters from unit to unit, since it is implemented in a monolithic device. This consistency provides manufacturers a significant advantage since tuning procedures—often needed with discrete designs—can be reduced or eliminated.

The low noise applifier produces very flat gain over the entire operating range. The doubly-balanced, Gilbert-cell mixer provides good LO-RF isolation and cancellation of second-order distortion products. A power down feature is implemented on the LMX2216B that is especially useful for standby operation common in Time Division Multiple Access (TDMA) and Time Division Duplex (TDD) systems.

The LMX2216B is available in a narrow-body 16-pin surface mount plastic package.


Features

- Wideband RF operation from 0.1 GHz to 2.0 GHz
- No external biasing components necessary
- 3V operation
- LNA input and output ports matched to 50Ω
- Mixer input ports matched to 50Ω, output port matched to 200Ω.
- Doubly balanced Gilbert cell mixer (single ended input and output)
- Low power consumption
- Power down feature
- Small outline, plastic surface mount package

Applications

- Digital European Cordless Telecommunications (DECT)
- Portable wireless communications (PCS/PCN, cordless)
- Wireless local area networks (WLANs)
- Digital cellular telephone systems
- Other wireless communications systems

Functional Block/Pin Diagram



Order Number LMX2216BM See NS Package Number M16A TL/W/11814-1

91993 National Semiconductor Corporation TL/W/1181

Pir	Pin Description						
Pin No.	Pin Name	1/0	Description				
1	V _{CC} M	1	Voltage supply for the mixer. The input voltage level to this pin should be a DC Voltage ranging from 2.7V to 3.3V.				
2	GND		Ground				
3	LNA _{IN}	1	RF input signal to the LNA. External DC blocking capacitor is required.				
4	GND		Ground				
5	GND		Ground				
6	RFIN	1	RF input to the mixer. The RF signal to be down converted is connected to this pin. External DC blocking capacitor is required.				
7	GND		Ground				
8	PWDN	1	Power down signal pin. Both the LNA and mixer are powered down when a HIGH leVel is applied to this pin (V_{IH}) .				
9	IFOUT	0	IF output signal of the mixer. External DC blocking capacitor is required.				
10	GND		Ground				
11	LO _{IN}	ı	Local oscillator input signal to the mixer. External DC blocking capacitor is required.				
12	GND		Ground				
13	GND		Ground				
14	LNA _{OUT}	0	Output of the LNA. This pin outputs the amplified RF signal. External DC blocking capacitor is required.				
15	GND		Ground				
16	V _{CC} A	ı	LNA supply Voltage. DC Voltage ranging from 2.7V to 3.3V.				

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

-40°C to +85°C

TBD kV

Supply Voltage (V_{CC})

Storage Temperature (T_S) -65°C to +150°C

Operating Temperature (T_O)

Electrostatic Discharge

Voltage (ESD)

Conditions

Supply Voltage (V_{CC})

3.0V + 25°C

Operating Temperature (T_A)

Recommended Operating

Electrical Characteristics: LNA ($V_{CC} = \pm 3.0V \pm 10\%$, $T_A = 25^{\circ}$ C, $Z_O = 50\Omega$ unless otherwise specified.)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V _{CC}	Supply Voltage		2.7	3.0	3.3	٧
lœ	Supply Current	In Operation		6.2		mA
ICC-PWDN	Supply Current	In Power Down Mode			10.0	μА
f _{IIN}	Input Frequency		0.1		2.0	GHz
G	Gain	f _{IN} = 2.0 GHz		10		dB
P _{1dB}	Output 1 dB Compression Point	f _{IN} = 2.0 GHz		-3.0		dBm
OIP3	Output 3rd Order Intercept Point	f _{IN} = 2.0 GHz		7.0		dBm
NF	Single Side Band Noise Figure	f _{IN} = 2.0 GHz		4.8		dB
RLIN	Input Return Loss	f _{IN} = 2.0 GHz		15		dB
RLOUT	Output Return Loss	f _{IN} = 2.0 GHz		11		dB

Electrical Characteristics: Mixer ($V_{CC}=\pm3.0V\pm10\%$, $T_A=25^{\circ}C$, $Z_0=50\Omega$ unless otherwise specified.)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V _{CC}	Supply Voltage		2.7	3.0	3.3	٧
lcc	Supply Current	In Operation		8.9		mA
ICC-PWDN	Supply Current	In Power Down Mode			10.0	μA
f _{IN} RF	RF Input Operating Range		0.1		2.0	GHz
f _{IN} LO	LO Input Operating Range		0.1		2.0	GHz
GC	Conversion Gain	2.0 GHz RF, 110 MHz IF		6.0		dB
P _{1dB}	Output 1 dB Compression Point	110 MHz IF		-10		dBm
OIP3	Output Third Order Intercept Point	110 MHz IF		-2.0		dBm
SSB NF	Single Side Band Noise Figure	1.89 GHz RF		17		dB
DSB NF	Double Side Band Noise Figure	1.89 GHz RF		14		dB
LO-RF	LO to RF Isolation	2.0 GHz		30		dB
LO-IF	LO to IF Isolation	2.0 GHz		30		dB
RF RL	RF Return Loss	2.0 GHz		15		dB
LO RL	LO Return Loss	2.0 GHz		15		dB
IF RL	IF Return Loss	110 MHz		15		dB
Z _{IF}	IF Port Impedance			200		Ω

Electrical Characteristics: Power Down

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V _{IH}	High Level Input Voltage		V _{CC} - 0.8			V
V _{IL}	Low Level Input Voltage				0.8	V
l _{IH}	High Level Input Current	VIH = VCC	-10.0		10.0	μА
l _{IL}	Low Level Input Current	V _{IL} = GND	-10.0		10.0	μА

Typical Application Block Diagram





FIGURE 2


TL/W/11814-2


Typical Characteristics


LNA













LNA Return Loss vs Frequency



Frequency (GHz)

TL/W/11814-6







© 1983 National Semiconductor Corporation

Typical Characteristics (Continued) MIXER


Mixer Conversion Gain vs Frequency (Constant iF @110 MHz)




Mixer Conversion Gain vs Frequency (Constant IF @110 MHz)




Mixer Noise Figure vs Frequency




Mixer Return Loss



Mixer Pout vs PiN



Functional Description



TL/W/11814-13

Functional Description (Continued)

The LNA is a common emitter stage with active feedback. This feedback network allows for wide bandwidth operation while providing the necessary optimal input impedance for low noise performance. The power down feature is implemented using a CMOS buffer and a power-down switch. The power down switch is implemented with CMOS devices. During power down, the switch is open and only leakage currents are drawn from the supply.

THE MIXER

The mixer is a Gilbert cell architecture, with the RF input signal modulating the LO signal and single ended output taken from the collector of one of the upper four transistors. The power down circuitry of the mixer is similar to that of the LNA. The power down switch is used to provide or cut off bias to the Gilbert cell

Typical Low Noise Amplifier




FIGURE 4. Typical LNA Structure

A typical low noise amplifier consists of an active amplifying element and input and output matching networks. The input matching network is usually optimized for noise performance, and the output matching network for gain. The active element is chosen such that it has the lowest optimal noise figure, F_{MIN}, an intrinsic property of the device. The noise figure of a linear two-port is a function of the source admittance and can be expressed by

$$\text{F} = \text{F}_{\text{MIN}} + \frac{\text{R}_{\text{n}}}{\text{G}_{\text{G}}} \left[(\text{G}_{\text{ON}} - \text{G}_{\text{G}})^2 + (\text{B}_{\text{ON}} - \text{B}_{\text{G}})^2 \right]$$


where G_G + jB_G = generator admittance presented to the input of the two port,

GON + jBON = generator admittance at which optimum noise figure occurs,

 R_n

= empirical constant relating the sensitivity of the noise figure to generator admittance.

Typical Gilbert Cell



TL/W/11814-15

FiGURE 5. Typical Gilbert Cell Circuit Diagram

The Gilbert cell shown above is a circuit which multiplies two input signals, RF and LO. The input RF voltage differentially modulates the currents on the collectors of the transistors Q1 and Q2, which in turn modulate the LO voltage by varying the bias currents of the transistors Q3, Q4, Q5, and Q6. Assuming that the two signals are small, the result is a product of the two signals, producing at the output a sum and difference of the frequencies of the two input signals. If either of these two signals are much larger than the threshold voltage V_T, the output will contain other mixing products and higher order terms which are undesirable and may need to be attenuated or filtered out.

Analysis of the Gilbert cell shows that the output, which is the difference of the collector currents of Q3 and Q6, is related to the two inputs by the equation:

$$\Delta I = I_{C3} - I_{C8} = I_{EE} \left[tanh \left(\frac{V_{RF}}{2V_{T}} \right) \right] \left[tanh \left(\frac{V_{LO}}{2V_{T}} \right) \right]$$

and the hyperbolic tangent function can be expressed as a Taylor series

$$tanh(x) = x - \frac{x^3}{3} + \frac{x^5}{5} - \dots$$

Assuming that the RF and LO signals are sinusoids.

$$V_{RF} = A\cos(\omega_{RF}t + \phi_{RF})$$

$$V_{LO} = B\cos(\omega_{LO} t + \phi_{LO})$$

then

$$\begin{split} \Delta I &= I_{EE} \left[A cos \left(\omega_{RF} \, t + \varphi_{RF} \right) - \frac{A^3}{3} cos^3 \left(\omega_{RF} \, t + \varphi_{RF} \right) + \ \dots \ \right] \\ & \bullet \left[B cos \left(\omega_{LO} \, t + \varphi_{LO} \right) - \frac{B^3}{3} cos^3 \left(\omega_{LO} \, t + \varphi_{LO} \right) + \ \dots \ \right] \end{split}$$

The lowest order term is a product of two sinusoids, yielding

$$I_{EE} \frac{AB}{2} \left[\cos \left(\left(\omega_{RF} + \omega_{LO} \right) t + \phi_{RF} + \phi_{LO} \right) \right. \\ \left. + \cos \left(\left(\omega_{RF} - \omega_{LO} \right) t + \phi_{RF} - \phi_{LO} \right) \right]$$

one of which is the desired intermediate frequency signal.

Figures of Merit

GAIN (G)

Many different types of gain are specified in RF engineering. The type referred to here is called transducer gain and is defined as the ratio of the power delivered to the load to the available power from the source,

$$G = \frac{P_{OUT}}{P_{IN}} = \frac{V_{OUT}^2/R_L}{V_{IN}^2/R_S} = 4 \frac{R_S V_{OUT}^2}{R_L V_{IN}^2}$$

where V_{OUT} is the voltage across the load R_L and V_{IN} is the generator voltage with internal resistance R_S . In terms of scattering parameters, transducer gain is defined as

$$G = 20 \log (|S_{21}|)$$

where S₂₁ is the forward transmission parameter, which can be measured using a network analyzer.

1 dB COMPRESSION POINT (P1dB)

A measure of amplitude linearity, 1 dB compression point is the point at which the actual gain is 1dB below the ideal linear gain. For a memoryless two-port with weak nonlinearity, the output can be represented by a power series of the input as

$$v_0 = k_1 v_1 + k_2 v_1^2 + k_3 v_1^3 + \dots$$

For a sinusoidal input,

$$v_i = A\cos \omega_1 t$$

the output is

$$v_0 = \frac{1}{2} k_2 A^2 + \left(k_1 A + \frac{3}{4} k_3 A^3 \right) \cos \omega_1 t$$
$$+ \frac{1}{2} k_2 A^2 \cos 2\omega_1 t + \frac{1}{4} k_3 A^3 \cos 3\omega_1 t$$


assuming that all of the fourth and higher order terms are negligible. For an amplifier, the fundamental component is the desired output, and it can be rewritten as

$$k_1 A \left[1 + \frac{3}{4} (k_3/k_1) A^2 \right].$$

This fundamental component is larger than k_1 A (the ideally linear gain) if $k_3 > 0$ and smaller if $k_3 < 0$. For most practical devices, $k_3 < 0$, and the gain compresses as the amplitude A of the input signal gets larger. The 1 dB compression point can be expressed in terms of either the input power or the output power. Measurement of P_{1dB} can be made by increasing the input power while observing the output power until the gain is compressed by 1 dB.

THIRD ORDER INTERCEPT (OIP3)

Third order intercept is another figure of merit used to characterize the linearity of a two-port. It is defined as the point at which the third order intermodulation product equals the ideal linear, uncompressed, output. Unlike the $P_{1dB},\ OIP_{3}$ involves two input signals. However, it can be shown mathematically (similar derivation as above) that the two are closely related and $OIP_{3}\approx P_{1dB}+10\ dB.$ Theses two figures of merit are illustrated in Figure 6.



TL/W/11814-16

FIGURE 6. Typical POUT-PIN Characteristics

NOISE FIGURE (NF)

Noise figure is defined as the input signal to noise ratio divided by the output signal to noise ratio. For an amplifier, it can also be interpreted as the amount of noise introduced by the amplifier itself seen at the output. Mathematically,


$$F = \frac{S_i/N_i}{S_0/N_0} = \frac{S_i/N_i}{G_a S_i/(N_a + G_a N_i)} = \frac{N_a + G_a N_i}{G_a N_i}$$

$$NF = 10 \log (F)$$

where S_i and N_i represent the signal and noise power levels available at the input to the amplifier, S_0 and N_0 the signal and noise power levels available at the output, G_a the available gain, and N_a the noise added by the amplifier. Noise figure is an important figure of merit used to characterize the performance of not only a single component but also the entire system. It is one of the factors which determine the system sensitivity.

IMAGE FREQUENCY, DSB/SSB NF

Image frequency refers to that frequency which is also down-converted by the mixer, along with the desired RF component, to the intermediate frequency. This image frequency is located at the same distance away from the LO, but on the opposite side of the RF. For most mixers, it must be filtered out before the signal is down-converted; otherwise, an image-reject mixer must be used. Figure 7 illustrates the concept.



TL/W/11814-17

FIGURE 7. Input and Output Spectrum of Mixers

Figures of Merit (Continued)

Due to the presence of image frequencies and the method in which noise figure is defined, noise figures can be measured and specified in two ways: double side band (DSB) or single side band (SSB). In DSB measurements, the image frequency component of the input noise source is not filtered and contributes to the total output noise at the intermediate frequency. In SSB measurements, the image frequency is filtered and the output noise is not caused by this frequency component. In most mixer applications where only one side band is wanted, SSB noise figure is 3 dB higher than DSB noise figure.

In this application, the LMX2216B is used in a radio receiver front end, where it amplifies the signal from the antenna and then down converts it to an intermediate frequency. The image filter placed between the LNA and the mixer attenu-

ates the image frequency. The mixer is shown to use an LO signal generated by a PLL synthesizer, but, depending on the type of application, the LO signal could be generated by a device as simple as a free-running oscillator. The IF output is then typically filtered by a channel-select filter following the mixer, and this signal can then be demodulated or go through another down conversion, depending upon the intermediate frequency and system requirements. This external filter rejects adjacent channels and also attenuates any LO feed through. Figure 9 shows a cascade analysis of a typical RF front-end subsystem in which the LMX2216B is used. It includes the bandpass filter and the switch through which the input RF signal goes in a radio system before reaching the LNA. Typical values are used for the insertion loss of the various filters in this example.




FIGURE 8. Typical Applications Circuit of the LMX2216B

TL/W/11814-18

		Data per Sta	-9 0		Cumulative Data					
# Com	ıp	Galn	N Fig	OIP3	#	Gain	N Fig	IIP3	OIP3	
1	Filter	-20	2.0	100.0	1	-20	2.0	97.9	95.9	
2	Switch	-0.6	0.6	100.0	2	-26	2.6	96.6	94.0	
3	LNA	12.3	3.7	6.0	3	9.7	6.3	-3.7	6.0	
4	Filter	- 3.0	3.0	100.0	4	6.7	6.4	-3.7	3.0	
5	Mixer	5.8	13.7	3.0	5	12.5	9.6	-10.5	2.0	
6	Filter	-3.0	3.0	100.0	6	9.5	9.7	-10.5	-1.0	

FIGURE 9. Cascade Analysis Example

N Fig

IIP₃


OIP₃


9.7 dB


- 10.5 dBm

-1.0 dBm

Physical Dimensions inches (millimeters)







JEDEC 16-Lead (0.150" Wide) Small Outline Molded Package (M)
Order Number LMX2216BM
For Tape and Reel Order Number LMX2216BMX
NS Package Number M16A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation 2900 Semiconductor Drive P.O. Box 58090 Sants Clera, CA 85052-8080 Tel: 1(800) 272-9959 TWX: (910) 339-9240 Itational Semiconductor GmbH Industriestrasse 10 D-8080 Fürstenfeldbruck Germany Tet (0-81-41) 103-0 Telex 527649 Fax: (0-81-41) 10-35-06 National Semiconducto Japan Ltd. Sanseido Bidg. 5F 4-16-3 Nishi Shinji ku Shinjitar-Ku, Tokyo 160, Japan Tet: 3-3299-7001 FAX: 3-3298-7000 National Semiconductor Hong Kong Ltd. 19th Floor, Straight Block Ocean Centre, 5 Canton Rd. Taimshalsus, Kowloon Hong Kong Tel: 8529 737-1600 Telex: 51202 NSHKL Fax: (852) 736-9660 National Semiconductores Do Brazil Lida. Av. Bng. Faris Lima, 1409 6 Andar Cep-01451, Paulistano, Sao Paulo, SP, Brazil Tet. (55-11) 212-5066 Talex: 391-1131931 NSBR BR Face (56-11) 212-1161 Hational Scintconducto (Australia) Pty, Ltd. 16 Business Park Dr. Notting Hil, VIC 3168 Australia Tel: (2) 558-9998 Fax: (3) 558-9998

National does not assume any responsibility for use of any circuitry described, no circuit palent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications © 1993 National Semiconductor Corporation