## ADVANCED ANALOG

## A Division of intech

**Preliminary** 

# DAS862/863

16 Single Ended 8 Differential Input 12-Bit Data Acquisition System

#### **DESCRIPTION**

The DAS862/863 is a complete data acquisition subsystem packaged in a hermetically sealed 1" square leadless chip carrier or a 1.1" square pin grid array. The small size and low power consumption provide an ideal data acquisition solution when space is at a premium.


The device consists of an input multiplexer (DAS862 16 single ended inputs, DAS863 8 differential inputs), instrumentation amplifier with selectable gains, sample/hold amplifier and A/D converter with microprocessor interface and tristate buffers.

The DAS862/863 will accept unipolar or bipolar voltage inputs in the range of 0 to +10V, ±5V and ±10V. For low level signals, jumper selectable gains of 10 or 100 can be applied. The number of input channels can be expanded by the addition of multiplexers. The microprocessor interface and the facility of the sample/hold amplifier being controlled directly by the A/D converter simplifies system integration.

#### **FEATURES**

- □ Complete 12-bit data acquisition subsystem
- Input ranges selectable for unipolar or bipolar operation
- Throughput rates
   8-bit accuracy 45kHz
   12-bit accuracy 33kHz
- □ Selectable gains of 1, 10 and 100
- □ Full microprocessor compatible interface
- Guaranteed no missing codes over temperature
- Surface mount or pin grid array package options
- □ Full specification over three temperature ranges

## **BLOCK DIAGRAM**



## **SPECIFICATIONS**

+0.5V to -16V -0.5V to +5.5V

Analog input signal range Digital input signal ACOM to DCOM

+Vcc +20V to -VCC -20V -0.5V to +Vpp ±1V

@ 25°C, Voc = +15V, VDD = +5V external sample/hold capacitor of 4700pF.

Model	DAS862/DAS863 J, A, R		DAS862/	DAS863 K	(, B, S		
	min	typ	max	min	typ	max	units
Resolution			12			*	Bits
INPUT - ANALOG  Voltage Range - Bipolar  - Unipolar  Input impedance - on channel  - off channel  Input capacitance - on channel  - off channel  CMRR (20V, DC to 1kHz),  Crosstalk (20Vp-p, 1kHz)  Feedthrough (at 1kHz)  Offset (channel to channel) G = 1 <sup>2</sup> Input bias current/channel  Input voltage range <sup>3</sup>	+10 -10	10 <sup>10</sup> 10 <sup>10</sup> 20 20 60 -85 -85 30 1 +11 -15		±10 -10 *	* * * * * * *	* * *	V V Q Q PF PF dB dB dB dB V
DIGITAL Multiplexer channel select - Logic "1" (2V) - Logic "0" (0.8V)  S/H Command - Logic "1" (2V) - Logic "0" (0.8V)  ADC section - Logic "1" (2.4V) - Logic "0" (0.8V)		5 5 0.2 5	30 30 30 10 10		* * *	* * * * * * * *	μΑ μΑ πΑ μΑ μΑ μΑ
TRANSFER CHARACTERISTICS  ACCURACY Integral linearity <sup>4</sup> Differential linearity <sup>4</sup> Gain error <sup>5</sup> - G = 1		0.7 0.9 16 50 0.5 50	±0.024 ±0.024 1 500 20 30 60		* * * *	±0.012 ±0.012 * * * 15 25 35	% of FSR % of FSR % % mV mV p-p µV/mS ppm FSR/°C ppm FSR/°C
SYSTEM TIMINGS ADC conversion time S/H aperture delay S/H aperture uncertainty		20 50 2	25		*	*	μs ns ns
TIMING Acquisition time (to 0.01% of final value for full scale step Throughput - serial mode - overlap mode		5	45 30		*	*	μs μs μs
OUTPUT - DIGITAL DATA Output codes - Unipolar	2.4 -5	0.1		raight binary offset binary * *	*	*	V V μΑ
POWER SUPPLY REQUIREMENTS Rated voltage - Analog (±Vcc) - Digital (Vob) Supply drain, +15V -15V +5V Power dissipation	14.25 4.75	15 5 18 11 1 .44	15.75 5.25 25 18 2	* *	* * * * * * *	* * * * *	VDC VDC mA mA mA
TEMPERATURE RANGE Operating temperature range - JH, KH/JL, KL - AH, BH,AL, BL - RH, SH/RL, BL Storage temperature range	0 -25 -55 -65		70 +85 +125 +150	* * *		* * * *	ဂံဂံဂံ


#### Notes:


- 1. Measured at the sample and hold output.
- 2. Measured with all input channels grounded.
- 3. The range of voltage on any input with respect to common over which accuracy and leakage current is guaranteed.
- 4. Applicable over full operating temperature range.
- 5. Adjustable to zero using external potentiometer or select on test resistor.
- Specification same as DAS862/863 J/A/R. No missing codes guaranteed over temperature.

### **ANALOG TIMING SPECIFICATIONS**

Parameter	Min	Тур	Max	Units
MULTIPLEXER				
Switching Time				_
(between channels)		+ 15		μS
Settling time		0.5		
(10V step to 0.02%)		2.5 1	2	μS
Enable time ON OFF		0.25	0.5	μS μS
INSTRUMENTATION		0.23	0.5	μ3
AMPLIFIER		ļ		
Settling time to 0.01%		ĺ		
G = 1		5	12.5	μs
G = 10		3	7.5	μs
G = 100		4	7.5	μs
Slew rate	12	17		V/μs
S/H AMPLIFIER				
Acquisition time		_		
(10V step to 0.01%		5		μs ns
Aperture delay	 	50 1.5	1	μS
Hold mode settling til	1	10	1	V/μs
Siew late	1	'0		1,43

Note: Specifications are at +25°C and measured at 50% level of transition.





#### **DIGITAL TIMING SPECIFICATIONS**

Symbol Parameter	Min	Тур	Max	Units
CONVERT MODE				
tdsc Status delay from CE		100	200	ns
thec CE pulse width	50	30		ns
tssc CS to CE setup	50	20		ns
thsc CS low during CE high	50	20		ns
tsrc R/C to CE setup	50	0		ns
thre R/C low during CE high	50	20		ns
tsac Byte select to CE setup	0	0		ns
thac Byte selected valid		ĺ		
during CE high		50	20	ns
tc Conversion time				
12 bit cycle	15	20	25	μs
8 bit cycle	10	13	17	μs
READ MODE				
tdd Access time from CE		75	150	ns
thd Data valid after CE low	25	35		ns
thi Output float delay		100	150	ns
tssr CS to CE setup		50	0	ns
tsrr R/C to CE setup	0	0		ns
tsar Byte select to CE setup	50	25		ns
thsrCS valid after CE low	0	0		ns
thrr R/ $\overline{C}$ high after CE low	0	0		ns
tharByte select valid after CE low		25		ns
ths Status delay after data valid	300	500	1000	ns

CE	<del>C</del> s	R/C	Data Mode	Byte Select	Operation
0	Х	Х	Х	X	None
×	1	X	X	X	None
1	0	0	X	0	Initiate 12-bit conversion
l †	0	0	X	1	Initiate 8-bit conversion
1	1	0	Х	0	Initiate 12-bit conversion
1	ĺ	0	X	1	Initiate 8-bit conversion
1	ò	Ţ	Х	0	Initiate 12-bit conversion
1	0	Į	X	1	Initiate 8-bit conversion
1	0	1	1	Х	Enable 12-bit output
1	0	1	0	0	Enable 8 MSBs only
1	0	1	0	1	Enable 4 LSBs plus 4 trailing zeros

Figure 1 Control Input Truth Table

		DA	S862				D	AS863		Channel
					Channel Selected			MUX ADD0	MUX Enable	Pair Selected
х	х	х	Х	L	none	х	х	х	L	none
L	L	L	L	н	0	L	L	L	Ħ	0
L	L	L	н	н	1	L	L	н	н	1
L	L	н	L	Н	2	L	н	L	Н	2
L	Ļ	Н	Н	н	3	L	Н	Н	Н	3
L	н	L	L	н	4	l H	L	L	Н	4
L	н	L	Н	н	5	н	L	н	н	5
L	Н	Н	L	н	6	H	Н	L	Н	6
L	Н	н	Н	Н	7	н	Н	н	Н	7
н	L	L	L	н	8	!	-			
н	L	L	Н	Н	9	1	-			
Н	L	Н	L	Н	10		-			
н	L	н	Н	H	11	1	-			
Н	н	L	L	Н	12		-			
Н	н	L	н	н	13		-			
н	н	н	Ł	Н	14	1	-			
н	H	н	н	н	15	1				

Figure 2

Channel Select Truth Table

3

RANGE	-FS +1/2 LSB 000 TO 001 TRANSITION	+FS -1/2 LSB FFE TO FFF TRANSITION	1 LSB =
0 - 10V	+0.0012V	+9.9963V	2.44mV
±5V	-4.9988V	+4.9963V	2.44mV
±10V	-9.9976V	+9.9927V	4.88mV

Figure 3

Code Transition Ranges




Figure 4

Calibration





Figure 5


Power Supply Connections and Recommended Decoupling

## **ORDERING INFORMATION**

DAS862 16 Single Ended Inputs					8	_	ASB63 ential Input	is	
Grade	Paci	pin kage PGA	Accuracy %FSR	Temp Range °C	Grade	Pac	-pin kage PGA	Accuracy %FSR	Temp Range °C
J K A B FI S			±0.024 ±0.012 ±0.024 ±0.012 ±0.024 ±0.012	0 - 70 0 - 70 -25 +85 -25 +85 -55 +125 -55 - +125	J K A A R R	L L L L	H H H H H	±0.024 ±0.012 ±0.024 ±0.024 ±0.024 ±0.024	0 - 70 0 - 70 -25 - +85 -25 - +85 -55 - +125 -55 - +125

### **PIN DESIGNATIONS**





#### PIN FUNCTIONS

CH0 to CH15 - Pins 40 to 47 CH0 to CH7 (+, -) - Pins 54 to 61

**Channel inputs** 

Analog inputs, 16 total, for single ended and differential operation. Inputs that are not used must be connected to analog common.

#### MUX out+/AMP in+ - Pin 65 Multiplexer high output

This is the multiplexer output on the DAS862. On the DAS863, it is the output of the positive selected inputs. It is connected internally to the positive input of the instrumentation amplifier.

## MUX out - Pin 67

**Multiplexer low output** 

This pin is used on the DAS863 only. It should be connected to the negative input of the instrumentation amplifier.

#### AMP in - Pin 66

Negative input of instrumentation amplifier

This should be connected to the analog common on the DAS862 and to the MUX OUT (Pin 67) on the DAS863.

## AMP out - Pin 1 Output of instrumentation amplifier

This should be connected to the input of the sample/hold amplifier (Pin 39).

#### Amp Sense - Pin 68

Output sense line of instrumentation amplifier Normally connected directly to A input (Pin 1).

#### AMP Ref - Pin 2

Reference for amplifier output

This pin will normally be connected to analog common. Care should be taken to minimize tracking and contact resistance to analog common to augment system accuracy.

#### S/H Out - Pin 35/37

Output of sample/hold amplifier

Two pins are provided to supply a guard ring around the hold capacitor pin. These pins should be connected to either ADC in (20V) or ADC in (10V) depending on the desired range.

#### Hold Cap - Pin 36

Connection for hold capacitor on sample/hold amplifier

The tracking to the hold capacitor should be as short as possible and have a guard ring set up using Pins 35 and 37.

ADC in (20V) - Pin 21 ADC in (10V) - Pin 22 Inputs to A/D converter

Should be connected to S/H amplifier. Use applicable pin for desired range.

RG, G10, G100 - Pins 62 - 64
Gain setting pins on instrumentation amplifier

Gain 1 - No connection.

Gain 10 - Connect G10 to RG.

Gain 100 - Connect G100 to RG.

#### Ref Out - Pin 26 10V reference voltage

Reference voltage for the A/D converter.

Ref In, BIP off - Pins 23, 24

Reference input and offset input to A/D converter

Connect trimming potentiometers (or select on test resistors) for unipolar or bipolar operation. Refer to Figure 4.

**S/H in - Pin 39** 

Input to sample/hold amplifier

Connect to pin 1, amp out.

MUX Enable - Pin 48 Multiple enable/disable

Logic "1" on this pin will enable a selected channel on the internal multiplexer. Logic "0" deselects all channels.

# MUX ADD 0 to MUX ADD 3 - Pins 49 to 52 Address inputs for channel selection

These address lines select a specific channel as shown in Figure 2.

#### S/H Control - Pin 33

Track/hold control on S/H amplifier

Logic "1" holds an analog value for conversion by the A/D converter. This line may be controlled by the status (Pin 6) of the converter to simplify external timing control.

S/H Common - Pin 34 Reference for S/H logic control

Connect to digital common.

D0 to D11 - Pins 7 - 18 Tri-state digital outputs

The 12 or 8 bit result of a conversion that is available as output on these pins. D0 is LSB and D11 is MSB.

#### Status - Pin 6

#### Status of A/D converter

During a conversion cycle, this output is at logic "1". It may be used to directly control the sample/hold amplifier.

#### **CE - Pin 28**

#### Chip enable

The input must be at Logic "1" to initiate a conversion or read output data. Refer Figure 1.

#### **CS - Pin 31**

#### Chip select

Input must be at Logic "0" to initiate a conversion or read output data. Refer Figure 1.

#### **R/C - Pin 29**

### Read/convert

Data can be read when this pin is at logic "1" or a conversion can be initiated when this pin is at logic "0". This pin is usually connected to the R/W control line of a microprocessor based system. Refer Figure 1.

#### Data Mode - Pin 30 Select 12 or 8 bit data

Logic "1" - All 12 output data bits are enabled simultaneously.

Logic "0" - MSBs and LSBs are controlled by byte select, Pin 32.

## Byte Select - Pin 32

#### Byte address, short cycle

Byte select at logic "0" enables the 8 MSBs when reading output data. Byte select at logic "1" enables the 4 LSBs. 4 LSBs can be connected to four of the MSB lines for interconnection to an 8-bit bus. In start convert mode, logic "0" enables a 12-bit conversion, while logic "1" will short cycle the conversion to 8 bits. Refer Figure 1.

#### +15V (1) +15V (2) - Pins 3, 27

#### Power supply

Connect to +15V supply using decoupling techniques as shown in Figure 5.

#### -15V (1) -15V (2) - Pins 4, 20

#### **Power Supply**

Connect to -15V supply using decoupling techniques as shown in Figure 5.

## A COM (1), A COM (2) - Pins 53, 25

#### **Analog common**

A common (including a digital common) should be connected together at one point close to the device.

#### +5V - Pin 5

#### Logic power supply

Connect to +5V digital supply line using decoupling technique shown in Figure 5.

#### ADC DCOM - Pin 19

#### Reference for A/D converter control lines

Should be connected to S/H common at one point close to device.


#### N/C - Pin 38

No internal connection

### MECHANICAL OUTLINE

#### Leadless Chip Carrier

L Package





	Inches	Millimeters
Dim	Min Max	Min Max
A	.945 .965	24.003 24.511
В	.945 .965	24.003 24.511
С	.076 .094	1.934 2.388
D	.841 .859	21.361 21.819
ΙE	.841 .859	21.361 21.819
F	.755 .785	19.177 19.939
G	.755 .785	19.177 19.939
н	.800 Basic	20.320 Basic
J	.027 .033	.686 .838
ĸ	.045 Basic	1.143 Basic
L	.050 Basic	1.270 Basic

Terminations: Gold plated nickel on refractory metallization. Case: White ceramic with gold plated nickel lid. Hermeticity: Gross leak test. Weight: 4.2. grams (0.15 oz.)

#### Pin Grid Array

#### H Package





Terminations: Gold plated KOVAR. Case: Black ceramic with gold plated nickel lid. Hermeticity: Gross leak test. Weight: 9 gms (0.32 oz.)

	Inc	hes	Millime	ters
Dim	Min	Max	Min	Max
A B C D E F G H	1.087 .095 .162 .045 .045	.198 .055 .055	27.610 2.413 4.115 1.143	
J	.100	Basic	2.540	Basic

6

