

3.3V High Speed 1K (3K) Gate CMOS FPGA

Features

- 3.3V power supply
- Very high speed
 - Loadable counter frequencies greater than 100 MHz at 3.3V
 - Chip-to-chip operating frequencies up to 80 MHz
- Unparalleled FPGA performance for counters, data path, state machines, arithmetic, and random logic
- Low power
 - Standby current typically 1 mA
 - 16-bit counter operating at 100 MHz consumes 25 mA
- High usable density
 - 8 x 12 array of 96 logic cells provides 3,000 total available gates
 - 1,000 typically usable "gate array" gates in 44- and 68-pin PLCC, 69-pin CPGA, and 100-pin TQFP packages
- Flexible logic cell architecture
 - Wide fan-in (up to 14 input gates)
 - Multiple outputs in each cell
 - Very low cell propagation delay
- Powerful design tools—*Warp3*™
 - Designs entered in VHDL, schematics, or both
 - Fast, fully automatic place and route
- Waveform simulation with back-annotated net delays
- PC and workstation platforms
- Robust routing resources
 - Fully automatic place and route of designs using up to 100 percent of logic resources
 - No hand routing required
- 32 (CY7C3381A) to 56 (CY7C3382A) bidirectional input/output pins
- 6 dedicated input/high-drive pins
- 2 clock/dedicated input pins with fan-out-independent, low-skew nets
 - Clock skew < 1 ns
- Input hysteresis provides high noise immunity
- Thorough testability
 - Built-in scan path permits 100 percent factory testing of logic and I/O cells
 - Automatic Test Vector Generation (ATVG) software supports user testing after programming
- 0.65µ CMOS process with ViaLink™ programming technology
 - High-speed metal-to-metal link
 - Non-volatile antifuse technology
- 68-pin PLCC is compatible with EPLD 1800 and LCA 2064 industry-standard pinouts

Functional Description

The CY7C3381A and CY7C3382A are 3.3V very high speed CMOS user-programmable ASIC (pASIC™) devices. The 96 logic cell field-programmable gate array (FPGA) offers 1,000 typically usable "gate array" gates. This is equivalent to 3,000 EPLD or LCA gates. The CY7C3381A is available in a 44-pin PLCC. The CY7C3382A is available in a 68-pin PLCC and CPGA and a 100-pin TQFP.


Low-impedance, metal-to-metal ViaLink interconnect technology provides non-volatile custom logic capable of operating at speeds above 100 MHz. This permits high-density programmable devices to be used with today's fastest CISC and RISC micro-processors.

Designs are entered into the CY7C3381A and CY7C3382A using Cypress *Warp3* software or one of several third-party tools. *Warp3* is a sophisticated CAE package that features schematic entry, waveform-based timing simulation, and VHDL design synthesis. The CY7C3381A and CY7C3382A feature ample on-chip routing channels for fast, fully automatic place and route of high gate utilization designs.

For detailed information about the pASIC380 architecture, see the pASIC380 Family datasheet.

4

Logic Block Diagram







■ I/O/HIGH-DRIVE INPUT CLOCK CELLS

44, 68, or 100 PINS, INCLUDING 56 I/O CELLS, 6 INPUT HIGH-DRIVE CELLS, 2 INPUT/CLK (HIGH-DRIVE) CELLS

7c3381A-1

ViaLink and pASIC are trademarks of QuickLogic Corporation.
Warp3 is a trademark of Cypress Semiconductor Corporation...

Pin Configurations


**CPGA
Bottom View**


7c3381A-5

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature

Ceramic -65°C to +150°C
Plastic -40°C to +125°C

Lead Temperature 300°C

Supply Voltage -0.5V to +7.0V

Input Voltage -0.5V to $V_{CC} + 0.5V$

ESD Pad Protection $\pm 2000\text{ V}$

DC Input Voltage -0.5V to 7.0V

Latch-Up Current $\pm 200\text{ mA}$

Operating Range

Range	Ambient Temperature	V_{CC}
Commercial	0°C to +70°C	3.3V $\pm$ 0.3V

Delay Factor (K)

Speed Grade	Commercial	
	Min.	Max.
-0	0.65	2.90
-1	0.65	2.49

Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions	Min.	Max.	Unit
V_{OH}	Output HIGH Voltage	$I_{OH} = -4.0\text{ mA}$	2.4		V
		$I_{OH} = -10.0\text{ }\mu\text{A}$	$V_{CC} - 0.1$		V
V_{OL}	Output LOW Voltage	$I_{OL} = 4.0\text{ mA}$		0.4	V
		$I_{OL} = 10.0\text{ }\mu\text{A}$		0.1	V
V_{IH}	Input HIGH Voltage		2.0		V
V_{IL}	Input LOW Voltage			0.8	V
I_I	Input Leakage Current	$V_{IN} = V_{CC}\text{ or }V_{SS}$	-10	+10	μA
I_{OZ}	Output Leakage Current	$V_{IN} = V_{CC}\text{ or }V_{SS}$	-10	+10	μA
I_{OS}	Output Short Circuit Current	$V_{OUT} = V_{SS}$	-10	-80	mA
		$V_{OUT} = V_{CC}$	30	140	mA
I_{CC}	Standby Supply Current	$V_{IN}, V_{IO} = V_{CC}\text{ or }V_{SS}$		2	mA

Capacitance

Parameter	Description	Test Conditions	Max.	Unit
C_{IN}	Input Capacitance ^[1]	$T_A = 25^\circ\text{C}, f = 1\text{ MHz}, V_{CC} = 3.3\text{V}$	10	pF
C_{OUT}	Output Capacitance		20	pF

Notes:

1. $C_I = 20\text{ pF}$ max. on I/(SI).

Switching Characteristics Over the Operating Range


Switching Characteristics Over the Operating Range		Propagation Delays ^[2] with Fanout of					Unit
Parameter	Description	1	2	3	4	8	
LOGIC CELLS							
t _{PD}	Combinatorial Delay ^[3]	1.7	2.1	2.6	3.0	4.8	ns
t _{SU}	Set-Up Time ^[3]	2.1	2.1	2.1	2.1	2.1	ns
t _H	Hold Time	0.0	0.0	0.0	0.0	0.0	ns
t _{CLK}	Clock to Q Delay	1.0	1.5	1.9	3.3	4.2	ns
t _{CWHI}	Clock HIGH Time	2.0	2.0	2.0	2.0	2.0	ns
t _{CWLO}	Clock LOW Time	2.0	2.0	2.0	2.0	2.0	ns
t _{SET}	Set Delay	1.7	2.1	2.6	3.0	4.8	ns
t _{RESET}	Reset Delay	1.5	1.8	2.2	2.5	3.9	ns
t _{SW}	Set Width	1.9	1.9	1.9	1.9	1.9	ns
t _{RW}	Reset Width	1.8	1.8	1.8	1.8	1.8	ns

Parameter	Description	Propagation Delays						Unit
		1	2	3	4	6	8	
INPUT CELLS								
t _{IN}	Input Delay (HIGH Drive)	2.1	2.2	2.3	2.4	2.6	2.9	ns
t _{INI}	Input, Inverting Delay (HIGH Drive)	2.1	2.2	2.3	2.5	2.8	3.1	ns
t _{IO}	Input Delay (Bidirectional Pad)	1.4	1.8	2.2	2.6	3.4	4.2	ns
t _{GCK}	Clock Buffer Delay ^[4]	2.7	2.7	2.8	2.9	3.0	3.9	ns
t _{GCKHI}	Clock Buffer Min. HIGH ^[4]	2.0	2.0	2.0	2.0	2.0		ns
t _{GCKLO}	Clock Buffer Min. LOW ^[4]	2.0	2.0	2.0	2.0	2.0		ns

Parameter	Description	Propagation Delays ^[2] with Output Load Capacitance (pF) of					Unit
		30	50	75	100	150	
OUTPUT CELLS							
t _{OUTLH}	Output Delay LOW to HIGH	2.7	3.4	4.2	5.0	6.7	ns
t _{OUTHL}	Output Delay HIGH to LOW	2.8	3.7	4.7	5.6	7.6	ns
t _{PZH}	Output Delay Three-State to HIGH	4.0	4.9	6.1	7.3	9.7	ns
t _{PZL}	Output Delay Three-State to LOW	3.6	4.2	5.0	5.8	7.3	ns
t _{PHZ}	Output Delay HIGH to Three-State ^[5]	2.9					ns
t _{PLZ}	Output Delay LOW to Three-State ^[5]	3.3					ns


Notes:

- Worst-case propagation delay times over process variation at V_{CC} = 3.3V and T_A = 25°C. Multiply by the appropriate delay factor, K, for speed grade to get worst-case parameters over full V_{CC} and temperature range as specified in the operating range. All inputs are TTL with 3-ns linear transition time between 0 and 3 volts.
- These limits are derived from worst-case values for a representative selection of the slowest paths through the pASIC logic cell including net delays. Guaranteed delay values for specific paths should be determined from simulation results.
- Clock buffer fanout refers to the maximum number of flip-flops per half column. The number of half columns used does not affect clock buffer delay.
- The following loads are used for t_{PHZ}:




High Drive Buffer


Parameter	Description	# High Drives Wired Together	Propagation Delays ^[2] with Fanout of					Unit
			12	24	48	72	96	
t_{IN}	High Drive Input Delay	1	4.0	4.9				ns
		2		3.5	5.0			ns
		3			4.0	4.8	5.6	ns
		4				4.1	4.8	ns
t_{INI}	High Drive Input, Inverting Delay	1	4.2	5.1				ns
		2		3.7	5.2			ns
		3			4.2	5.0	5.8	ns
		4				4.3	5.0	ns

Switching Waveforms
Combinatorial Delay



7c3381A-6

Set-Up and Hold Times



7c3381A-7

Set and Reset Delays


7c3381A-8



Output Delay


7c3381A-9

Switching Waveforms (continued)
Three-State Delay

Typical AC Characteristics

Propagation delays depend on routing, fan-out, load capacitance, supply voltage, junction temperature, and process variation. The AC Characteristics are a design guide to provide initial timing estimates at nominal conditions. Worst-case estimates are obtained when nominal propagation delays are multiplied by the appropriate Delay Factor, K, as specified by the speed grade in the Delay

Factor table. The effects of voltage and temperature variation are illustrated in the graphs below. *Warp3* incorporates datasheet AC Characteristics into the design database for pre-place-and-route simulations. The *Warp3* Delay Modeler extracts specific timing parameters for precise simulation results following place and route.



* $\theta_{JA} = 45^\circ\text{C/WATT}$ FOR PLCC

Ordering Information

Speed Grade	Ordering Code	Package Name	Package Type	Operating Range
1	CY7C3381A-1JC	J67	44-Lead Plastic Leaded Chip Carrier	Commercial
0	CY7C3381A-0JC	J67	44-Lead Plastic Leaded Chip Carrier	Commercial

Speed Grade	Ordering Code	Package Name	Package Type	Operating Range
1	CY7C3382A-1AC	A100	100-Pin Thin Quad Flat Pack	Commercial
	CY7C3382A-1GC	G69	69-Pin Grid Array (Cavity Down)	
	CY7C3382A-1JC	J81	68-Lead Plastic Leaded Chip Carrier	
0	CY7C3382A-0AC	A100	100-Pin Thin Quad Flat Pack	Commercial
	CY7C3382A-0GC	G69	69-Pin Grid Array (Cavity Down)	
	CY7C3382A-0JC	J81	68-Lead Plastic Leaded Chip Carrier	

Document #: 38-00252